Problem 01 X Y. Logic Testbank. Problem. Problems. Problem 1:

Size: px
Start display at page:

Download "Problem 01 X Y. Logic Testbank. Problem. Problems. Problem 1:"

Transcription

1 This documet was created by me but that does t mea that I ow this cotet, so I m just sharig it like ayoe else would do, good luck - Sa'eed wad roblems roblem 01 roblem Logic Testbak roblem 1: 4-to-1 MUX, show o the right, ca be used to implemet arbitrary combiatioal logic fuctio of iput bits X ad Y. for each row i the table below, specify the values (0, 1 that should be assiged to iputs I0, I1, I2, ad I3 to implemet the logic fuctios listed i the first colum. XY= uctio I0 I1 I2 I3 X Y B (4 pts Below show how the 8-to-1 multiplexer ca be used to implemet the odd fuctio of four variables which is defied as: (w, x, y, z = w x y z I additio to the MUX, you may use NOT, OR, ad ND gates oly.

2 roblem 2: 8-to-3 priority ecoder is desiged to have the followig iput priority order (highest to lowest: I6, I4, I2, I0, I1, I3, I5, I7. or each row i the table below, eter the ecoder output (D2, D2, D0 that will be geerated for the two rows of iput values. I0 I1 I2 I3 I4 I5 I6 I7 D2 D1 D roblem 3: combiatioal circuit depeds o three iputs, B, ad C. The iput-output behavior of the circuit is show i the followig waveforms. Write the fuctio i miimum two level SO form. You must show all your work. No pts will be awarded for just writig the fial aswer.

3 roblem 4: (a (3 pts Usig oly four blocks, each of which is a half adders, desig a 4-bit combiatioal circuit icremeter. The iput is a 4-bit usiged umber X, {X3, X2, X1, X0, ad the output is Y, {Y3, Y2, Y1, Y0} such that Y = X + 1 with a carry bit C4 roblem 5: Implemet the followig Boolea fuctio usig 2-level NND-NND realizatio (x, y, z = (x+ y+z(x+ y+z usig miimum umber of NND gates. ssume complemets of the iput Boolea variables are available. B Covert the followig logic schematic diagram ito NOR-oly realizatio. You may use two-iput NOR gates ad iverters. ssume the complemets of all iput Boolea variables are NOT available. C Express the followig Boolea logic i a sum of product form. roblem 6: combiatioal circuit is specified by the followig two Boolea fuctios: 1(, B, C = m (0, 3, 6 2(, B, C = m(0, 4, 6, 7

4 Implemet the circuit (1 ad 2 with a decoder costructed with NND gates (show below usig exteral NND gates. iefficiet implemetatio (uecessary use of NND gates will ot receive full credits.

5 Solutio roblem 1: XY= uctio I0 I1 I2 I X Y

6 roblem 2: I 0 I 1 I 2 I 3 I 4 I 5 I 6 D 2 D 1 D roblem 3:

7

8 B C roblem 6: Sice the decoder is costructed with NND gates, we eed to implemet the fuctios as NND-NND (=ND-OR, a sum of miterm expressio. 2(, B, C= Π M (0, 4, 6, 7 = m (1, 2, 3, 5. (a,b,c, d,e

9 roblem 02 roblem roblem 2 sequetial circuit with two D-s ad B, oe iput X, ad oe output Z is show i the figure. Solve the followig: a derive the iput equatios D = DB = Z= b derive the state table reset State Iput Next State Output B X B Z c Derive the state diagram roblem 2 Suppose that Q1 = 1 ad Q2 = 0 is the iitial state of the two JK flip-flop circuit show. What is the state of the circuit after applyig two complete clock pulses?

10 Clk1 Clk2 Q1 Q0 roblem 3 Suppose that i the figure below the state of 3210 is 0111, fill i the table below by determiig the state of the four flip flops after each clock pulse ad for 4 clock pulses. Give that the serial iput SI 1001 is applied Iitial Clk1 Clk2 Clk3 Clk4 roblem 4 sequetial circuit has two JK flip-flops, a iput X, ad a output Y. The logic diagram of this circuit is show below. Complete the state table of the circuit which is also show below.

11 reset State (t B(t Next State: (t+1, B(t+1 Output, Y(t X = 0 X = 1 X = 0 X = 1 roblem 5 I the shift register circuit show i ig 1_a below, The followig was doe: ll lip lops where reset. The Serial Iput has the value "1", ad the a clock pulse was set. Q2 output was coected to the Serial Iput, as show below i ig 1_b. ill the followig table: Reset Clock Serial iput Q0 Q1 Q2 Q

12 roblem 5 (6 pts sequetial circuit has three D flip flops amed, B ad C; oe iput X, ad oe output Y. The state diagram of the circuit is show below. Desig the circuit by treatig the uused states as do't care coditios. Your desig should iclude: (a state table correspodig to the give state diagram (b Three simplified flip flop iput fuctios: D, D B, ad D C.

13 Solutio roblem 2: sequetial circuit with two D-s ad B, oe iput X, ad oe output Z is show i the figure. Solve the followig: a derive the iput equatios [3 marks] D = B + BX DB = X Z= B' X b derive the state table [6 marks, 1 per colum] reset State Iput Next State Output B X B Z c Derive the state diagram [3 marks]

14 0 / /0 1 / /0 1 /1 1 / / /0 roblem 2 Q1 Q0 Clk1 0 1 Clk2 1 1 roblem Iitial Clk Clk Clk Clk roblem 4:

15 roblem 5: Reset Clock Serial iput Q0 Q1 Q2 Q roblem 6: a. state table correspodig to the give state diagram. B C X B C Y D D B D C

16 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X b. Three simplified flip flop iput fuctios: D, D B, ad D C. Oe s simplified fuctio for the output Y : D = ' B' x D B = + C' x' + B C x D C = C x' + x + ' B' x' Y = ' B ' x + ' C' x

17 Quiz Quis 1 Quiz Sprig 2008 CE 231 Digital Logic Quiz 1-,B,C,D Name: Studet ID: Do the followig umber coversio(show your calculatios i the give space: ( = ( 2C9 16 ( = ( (3.16 = ( (1758 = ( (4710 = ( BCD = ( = ( 57 8 ( = ( 23C 16 ( = ( (5D.C16 = ( (2578 = ( (5410 = ( BCD = ( = ( 66 8 ( = ( 3C516 ( = ( (E7.D16 = ( (1578 = ( (6710 = ( BCD = ( = ( ( = ( ( = ( (C.B16 = ( (1358 = (9310 (7610 = ( BCD = ( = (1148

18 Evaluate the followig mathematics, kowig that the give umber are usiged biary: = = = = = = = =

19 Quiz Sprig 2008 CE Digital Logic Quiz 1-,B,C,D Name: Studet ID: Covert the followig umbers from the give base to the other three Decimal Biary Octal Hexadecimal C C D.B E E.5 List the biary ad hexadecimal umbers equivalet to the decimal umbers from 34 to 41. Decima l Biary Hexadec imal Decimal Biary Hexadec imal Decim al Biary

20 Note: lease show the aswers i the dedicated place.

21 Quiz 2 Quiz orm Sprig 2008 CE Digital Logic Quiz 2- Name: Studet ID: id the complemet of the followig Boolea expressios: a'b+b'c+abc (a+b'(b+c'(a'+b'+c' (a+b'+c(a'b'+c a'bc'+(a+bc' id the stadard SO/ OS from for each expressio: ab'c+a'b'+abc'd ab'cd'+ab'cd+a'b'c'd'+a'b'c'd+a'b'cd'+a'b'cd+abc'd a(a+b(a+c'

22 (a+b'+c'(a+b'+c(a+b+c'(a+b+c(a+b+c'(a+b+c(a+b'+c'(a+b+c'

23 Quiz orm B Sprig 2008 CE Digital Logic Quiz 2-B Name: Studet ID: id the complemet of the followig Boolea expressios: x'y+y'z+xyz (x+y'(y+z'(x'+y'+z' (x+y'+z(z'y'+x x'yz'+(z+yx' id the stadard SO/ OS from for each expressio: wx'y+w'x'+wxy'z wx'yz'+wx'yz+w'x'y'z'+w'x'y'z+w'x'yz'+w'x'yz+wxy'z x(x+y(x+z' (x+y'+z'(x+y'+z(x+y+z'(x+y+z(x+y+z'(x+y+z(x+y'+z'(x+y+z'

24 Quiz orm Uiversity of Jorda 2/4/2008 Dept. of Computer Egieerig Digital Logic Desig CE231 االسم : الرقم : Quiz # 2 Q1: Express the followig Boolea fuctio i: - Stadard SO ( otatio: = ( XY + Z ( Y + XZ = XY+XYZ+YZ+XZ = XYZ'+XYZ+X'YZ+XY'Z = (3,5,6,7 - Stadard OS ( Π otatio: = Π(0,1,2,4 Q2: Optimize the followig Boolea expressio usig a map: B + C + B C + B C

25 = ' + B + C'

26 Quiz orm B Uiversity of Jorda 2/4/2008 Dept. of Computer Egieerig Digital Logic Desig CE231 االسم : الرقم : Quiz # 2 Q1: Express the followig Boolea fuctio i: - Stadard SO ( otatio: = ( C + D ( + C D = C + CD + D + CD = CD' + CD + C'D + 'CD = (3,5,6,7 - Stadard OS ( Π otatio: = Π(0,1,2,4 Q2: Optimize the followig Boolea expressio usig a map: X Y + X Z + Y Z + X Y Z

27 = Y' + Z'

28 irst Exam ricess Sumaya Uiversity or Techology Computer Egieerig Dept Digital Logic Desig irst Exam (60 Miutes Dr. Kahhaleh, Dr. Qaralleh, Dr. bu Sharkh 15 Nov 2008

29 وقت المحاضرة : االسم Name: الرقم الجامعي : ID. Studet الشعبة 11-0:: الرقم التسلسلي في No.: Class Grade: 1. a / 2 b / 3 2. / 5 3. / 5 4. a / 3 b / 3 5. / 4 Total / 25

30 1. Use 8 bits (icludig the Sig to solve the followig problem: (2 t (3 ts s w e r: a Represet the value ( i Biary usig sig-magitude ad 2 s complemet forms. b erfom the subtractio ( usig 2 s complemet method. What is the value of the carry output? What does it mea ad what do we do with it? art (a: Sig-Magitude orm: s Complemet orm: (1 t art (b: (1 t (2 ts

31 The value of the carry output = This value of the carry meas: What do we do with the carry? (1 t

32 2. (5 ts Simplify the followig expressio to the least umber of literals: ( ' B' ' C' ' ( D'( ' E'' or B C D ( E مالحظة: المعادلتان مكتوبتان بطريقتين مختلفتين لكنهما تمثالن نفس المعادلة. اختر واحدة منهما فقط وحلها.

33 s w e r: (5 ts

34 3. You are give 4 gates oly: 1 ND, 1 NND, 1 OR, ad 1 NOR. (5 ts Usig these gates, draw the logic diagram for the Boolea fuctio: ( x, y, z ( x y z ( x y z

35 s w e r: (5 ts

36 4. (3 ts a Write the simplified SO expressio for the show K- map. b Write the simplified OS expressio for the show K- map. D C (3 ts s w e r: art (a: (3 ts

37 (3 ts art (b:

38 5. ill the K-map for the followig Boolea fuctio without circlig the 1 s i groups: (4 ts (, B, C, D BC B D BC BC D مالحظة: ضع الواحدات على الخريطة وال تضيع وقتك في ضم المجموعات أو محاولة اختصار الناتج.

39 s w e r: (4 ts

40 ricess Sumaya Uiversity for Techology Computer Egieerig Dept. irst Exam Solutio Digital Logic Desig 15 Nov Use 8 bits (icludig the Sig to solve the followig problem: a Represet the value ( i Biary usig sig-magitude ad 2 s complemet forms. swer: (1 t (1 t Sig-Magitude orm: ( = ( s Complemet orm: ( = ( b erfom the subtractio ( usig 2 s complemet method. swer: (25 10 = ( ( = ( What is the value of the carry output? What does it mea ad what do we do with it? swer: Carry = 1 swer: The result is positive. Igore it (2 ts (1 t

41 2. Simplify the followig expressio to the least umber of literals: '' ' '( ( ' ' ' ' ' ( E D C B s w e r: (5 ts D BC D BC E D BC C B E D BC C B E D C B E D C B ' ' ' (1 ( ' '' ' ( ( ' ( ( '' ' '( ( ' ' ' ' ( ' ' ' ( or ( E D C B D BC D BC E D BC C B E D BC C B E D C B E D C B (1 ( ( ( ( ( ( 3. You are give 4 gates oly: 1 ND, 1 NND, 1 OR, ad 1 NOR. Usig these gates, draw the logic diagram for the Boolea fuctio: ( (,, ( z x y z x y z y x

42 s w e r: z x y z (5 ts 4. s w e r: (3 ts a Write the simplified SO expressio for the show K-map. C BD CD b Write the simplified OS expressio for the show K-map. C D C D

43 s w e r: BC D ( B C ( D (3 ts 5. s w e r: ill the K-map for the followig Boolea fuctio without circlig the 1 s i groups: (, B, C, D BC B D BC BC D C (4 D

44 ts

45 Secod Exam ricess Sumaya Uiversity or Techology Computer Egieerig Dept Digital Logic Desig Secod Exam (75 Miutes Dr. Kahhaleh, Dr. Qaralleh, Dr. bu Sharkh 20 Dec 2008 وقت المحاضرة : االسم Name: 11-0::1 1-11

46 الرقم الجامعي : ID. Studet الشعبة الرقم التسلسلي في No.: Class Grade: 6. / 5 7. / 6 8. / 4 9. / / 5 Total / 25

47 6. (5 ts alyze the show circuit ad determie the output Boolea fuctio as sum of miterms expressed as Σ (1, 2, 3, 4... etc. B C s w e r: (, B, C = Σ ( (6 ts Redraw the show circuit usig NND gates oly. Note: Use, B, C as iputs ad do ot use, B, C. B D C E

48 s w e r:

49 8. (4 ts s w e r: The show circuit was desiged to perform the arithmetic operatio S = X 2 Y + 3. X ad Y are 3-bit operads, i.e. X = X 2 X 1 X 0 ad Y = Y 2 Y 1 Y 0. Complete the desig by coectig all 20 iput lies, some of them to X ad Y, ad the rest to 0 or 1. Note: You must ot leave ay iput lie without a coectio. أو "صفر" أو "واحد". Y 2 Y 1 Y 0 أو Xمالحظة: 2 X 1 X 0 يجب توصيل جميع اسالك المداخل 11 سلك( إما بقيم B 3 B 2 B 1 B 0 C y Biary dder C i S 3 S 2 S 1 S B 3 B 2 B 1 B 0 C y Biary dder C i S 3 S 2 S 1 S B 3 B 2 B 1 B 0. C y Biary dder C i S 3 S 2 S 1 S 0 S 3 S 2 S 1 S 0 9. (5 ts Implemet the Boolea fuctio show below usig some of the followig compoets oly: oe 4-to-1 multiplexer oe ND gate, oe OR gate ad oe Iverter B BC BC

50 s w e r: MUX I 0. I 1. I 2 Y I 3. S 1 S 0

51 10. (5 ts or the show logic diagram, determie for each iput combiatio of X, Y ad Z the value of each output, Y 7 through Y 0. Be careful with the order of the variables, i.e. the most sigificat ad least sigificat bits. X Y X Y Z S I0 MUX I1 I0 I1 I2 E 3-to-8 decoder Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0

52 s w e r:

53

54 Secod Exam Solutio ricess Sumaya Uiversity for Techology Computer Egieerig Dept Digital Logic Desig 20 Dec (5 ts alyze the show circuit ad determie the output Boolea fuctio as sum of miterms expressed as Σ (1, 2, 3, 4... etc. swer: B C (,B,C= Σ(2, 4, 5, 7 7. Redraw the show circuit usig NND gates oly. (6 ts swer: B C D B D C E E

55 8. The show circuit was desiged to perform the arithmetic operatio S = X 2 Y + 3. X ad Y are 3-bit operads, i.e. X = X 2 X 1 X 0 ad Y = Y 2 Y 1 Y 0. Complete the desig by coectig all 20 iput lies, some of them to X ad Y, ad the rest to 0 or 1. swer: (4 ts 1 0 Y 2 Y 1 Y 0 0 Y 2 Y 1 Y X 2 X 1 X B 3 B 2 B 1 B B 3 B 2 B 1 B 0 C y Biary dder C i C y Biary dder C i S 3 S 2 S 1 S 0 S 3 S 2 S 1 S B 3 B 2 B 1 B 0. C y Biary dder C i S 3 S 2 S 1 S 0 S 3 S 2 S 1 S 0

56 9. Implemet the Boolea fuctio, show below, usig the followig compoets oly: oe 4-to-1 multiplexer oe ND gate, oe OR gate ad oe Iverter B BC BC swer: (5 ts 1 C 0 C MUX I 0. I 1. I 2 Y I 3. S 1 S 0 B 10. or the show logic diagram, determie for each iput combiatio of X, Y ad Z the value of each output, Y 7 through Y 0. Be careful with the order of the variables, i.e. the most sigificat ad least sigificat bits. X Y X Y Z S I0 MUX I1 I0 I1 I2 E Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 swer: 3-to-8 decoder (5 ts

57

58 ial Exam ial logic 2012 Q1:Covert D clocked. to JK clocked.? Q2:Sequetial circuit 2 iputs,b exteral iput x,j=x JB=x K=B' KB= awhat ext, ext B? bdraw the state diagram? Q3:implemet the followig fuctios usig decoder? 1= 2= 3= Q4:Desig 16 to 1 Multiplexer usig other Multiplexers? Q5:express this fuctio with oe x-or,oe or (x'+y'(x xor z+(x+y(x xor z'

EE260: Digital Design, Spring n MUX Gate n Rudimentary functions n Binary Decoders. n Binary Encoders n Priority Encoders

EE260: Digital Design, Spring n MUX Gate n Rudimentary functions n Binary Decoders. n Binary Encoders n Priority Encoders EE260: Digital Desig, Sprig 2018 EE 260: Itroductio to Digital Desig MUXs, Ecoders, Decoders Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Overview of Ecoder ad Decoder MUX Gate

More information

EE260: Digital Design, Spring n Binary Addition. n Complement forms. n Subtraction. n Multiplication. n Inputs: A 0, B 0. n Boolean equations:

EE260: Digital Design, Spring n Binary Addition. n Complement forms. n Subtraction. n Multiplication. n Inputs: A 0, B 0. n Boolean equations: EE260: Digital Desig, Sprig 2018 EE 260: Itroductio to Digital Desig Arithmetic Biary Additio Complemet forms Subtractio Multiplicatio Overview Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi

More information

Chapter 9 Computer Design Basics

Chapter 9 Computer Design Basics Logic ad Computer Desig Fudametals Chapter 9 Computer Desig Basics Part 1 Datapaths Overview Part 1 Datapaths Itroductio Datapath Example Arithmetic Logic Uit (ALU) Shifter Datapath Represetatio Cotrol

More information

Annotations to the assignments and the solution sheet. Note the following points

Annotations to the assignments and the solution sheet. Note the following points WS 26/7 Trial Exam: Fudametals of Computer Egieerig Seite: Aotatios to the assigmets ad the solutio sheet This is a multiple choice examiatio, that meas: Solutio approaches are ot assessed. For each sub-task

More information

EE260: Digital Design, Spring n Binary logic and Gates n Boolean Algebra. n Basic Properties n Algebraic Manipulation

EE260: Digital Design, Spring n Binary logic and Gates n Boolean Algebra. n Basic Properties n Algebraic Manipulation EE26: Digital Desig, Sprig 28 2-Ja-8 EE 26: Itroductio to Digital Desig Boolea lgebra: Logic Represetatios ad alysis Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Overview Biary

More information

Arithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring 2007

Arithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring 2007 rithmetic Circuits (Part I) Rady H. Katz Uiversity of Califoria, erkeley prig 27 Lecture #23: rithmetic Circuits- Motivatio rithmetic circuits are excellet examples of comb. logic desig Time vs. pace Trade-offs

More information

Arithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring Time vs. Space Trade-offs. Arithmetic Logic Units

Arithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring Time vs. Space Trade-offs. Arithmetic Logic Units rithmetic rcuits (art I) Rady H. Katz Uiversity of Califoria, erkeley otivatio rithmetic circuits are excellet examples of comb. logic desig Time vs. pace Trade-offs Doig thigs fast requires more logic

More information

Digital Logic and Design (Course Code: EE222) Lecture 0 3: Digital Electronics Fundamentals

Digital Logic and Design (Course Code: EE222) Lecture 0 3: Digital Electronics Fundamentals Idia Istitute of Techology Jodhpur, Year 208 209 Digital Logic ad Desig (Course Code: EE222) Lecture 0 3: Digital Electroics Fudametals Course Istructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.i

More information

Chapter 9 Computer Design Basics

Chapter 9 Computer Design Basics Logic ad Computer Desig Fudametals Chapter 9 Computer Desig asics Part Datapaths Charles Kime & Thomas Kamiski 008 Pearso Educatio, Ic. (Hyperliks are active i View Show mode) Overview Part Datapaths Itroductio

More information

Overview EECS Components and Design Techniques for Digital Systems. Lec 15 Addition, Subtraction, and Negative Numbers. Positional Notation

Overview EECS Components and Design Techniques for Digital Systems. Lec 15 Addition, Subtraction, and Negative Numbers. Positional Notation Overview EEC 5 Compoets ad Desig Techiques for Digital ystems Lec 5 dditio, ubtractio, ad Negative Numbers David Culler Electrical Egieerig ad Computer cieces Uiversity of Califoria, erkeley Recall basic

More information

6.003 Homework #3 Solutions

6.003 Homework #3 Solutions 6.00 Homework # Solutios Problems. Complex umbers a. Evaluate the real ad imagiary parts of j j. π/ Real part = Imagiary part = 0 e Euler s formula says that j = e jπ/, so jπ/ j π/ j j = e = e. Thus the

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, Second Semester: 2015/2016 Dept. of Computer Engineering Course Title: Logic Circuits Date: 08/06/2016

More information

CHAPTER XI DATAPATH ELEMENTS

CHAPTER XI DATAPATH ELEMENTS CHAPTER XI- CHAPTER XI CHAPTER XI READ REE-DOC ON COURSE WEBPAGE CHAPTER XI-2 INTRODUCTION -INTRODUCTION So far we have discussed may small compoets ad buildig blocks. Oe fial step i our buildig blocks

More information

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following

More information

Number Representation

Number Representation Number Represetatio 1 Number System :: The Basics We are accustomed to usig the so-called decimal umber system Te digits :: 0,1,2,3,4,5,6,7,8,9 Every digit positio has a weight which is a power of 10 Base

More information

We start by describing a one bit memory circuit built of a couple of two inputs NAND gates.

We start by describing a one bit memory circuit built of a couple of two inputs NAND gates. Chapter 4: Sequetial Logic ( copyright by aiel Seider) Util ow we discussed circuits that are combiatioal. This meas that their outputs were fuctios of the iputs, ad oly the iputs, at all times. For each

More information

Fig. 7-6 Single Bus versus Dedicated Multiplexers

Fig. 7-6 Single Bus versus Dedicated Multiplexers 7- Select SSS2 LLL2 LLL2 S 2 to MUX R R Select S 2 to MUX R S S 3 to MUX 2 us R S 2 to MUX R2 R2 (a) Dedicated multiplexers (b) Sigle us Fig. 7-6 Sigle us versus Dedicated Multiplexers 2 Pretice Hall,

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2017/2018 Dept. of Computer Engineering Course Title: Logic Circuits Date: 29/01/2018

More information

Load. Load. Load 1 0 MUX B. MB select. Bus A. A B n H select S 2:0 C S. G select 4 V C N Z. unit (ALU) G. Zero Detect.

Load. Load. Load 1 0 MUX B. MB select. Bus A. A B n H select S 2:0 C S. G select 4 V C N Z. unit (ALU) G. Zero Detect. 9- Write D data Load eable A address A select B address B select Load R 2 2 Load Load R R2 UX 2 3 UX 2 3 2 3 Decoder D address 2 Costat i Destiatio select 28 Pearso Educatio, Ic.. orris ao & Charles R.

More information

Chapter Vectors

Chapter Vectors Chapter 4. Vectors fter readig this chapter you should be able to:. defie a vector. add ad subtract vectors. fid liear combiatios of vectors ad their relatioship to a set of equatios 4. explai what it

More information

Mathematical Notation Math Finite Mathematics

Mathematical Notation Math Finite Mathematics Mathematical Notatio Math 60 - Fiite Mathematics Use Word or WordPerfect to recreate the followig documets. Each article is worth 0 poits ad should be emailed to the istructor at james@richlad.edu. If

More information

Lecture 3. Digital Signal Processing. Chapter 3. z-transforms. Mikael Swartling Nedelko Grbic Bengt Mandersson. rev. 2016

Lecture 3. Digital Signal Processing. Chapter 3. z-transforms. Mikael Swartling Nedelko Grbic Bengt Mandersson. rev. 2016 Lecture 3 Digital Sigal Processig Chapter 3 z-trasforms Mikael Swartlig Nedelko Grbic Begt Madersso rev. 06 Departmet of Electrical ad Iformatio Techology Lud Uiversity z-trasforms We defie the z-trasform

More information

6.111 Lecture 6 Today: 1.Blocking vs. non-blocking assignments 2.Single clock synchronous circuits 3.Finite State Machines

6.111 Lecture 6 Today: 1.Blocking vs. non-blocking assignments 2.Single clock synchronous circuits 3.Finite State Machines 6. Lecture 6 Today:.Blockig vs. o-blockig assigmets 2.Sigle clock sychroous circuits 3.Fiite State Machies 6. Fall 25 Lecture 6, Slide I. Blockig vs. Noblockig Assigmets Coceptual eed for two kids of assigmet

More information

CSE 1400 Applied Discrete Mathematics Number Theory and Proofs

CSE 1400 Applied Discrete Mathematics Number Theory and Proofs CSE 1400 Applied Discrete Mathematics Number Theory ad Proofs Departmet of Computer Scieces College of Egieerig Florida Tech Sprig 01 Problems for Number Theory Backgroud Number theory is the brach of

More information

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of 27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +

More information

Filter banks. Separately, the lowpass and highpass filters are not invertible. removes the highest frequency 1/ 2and

Filter banks. Separately, the lowpass and highpass filters are not invertible. removes the highest frequency 1/ 2and Filter bas Separately, the lowpass ad highpass filters are ot ivertible T removes the highest frequecy / ad removes the lowest frequecy Together these filters separate the sigal ito low-frequecy ad high-frequecy

More information

Theorem: Let A n n. In this case that A does reduce to I, we search for A 1 as the solution matrix X to the matrix equation A X = I i.e.

Theorem: Let A n n. In this case that A does reduce to I, we search for A 1 as the solution matrix X to the matrix equation A X = I i.e. Theorem: Let A be a square matrix The A has a iverse matrix if ad oly if its reduced row echelo form is the idetity I this case the algorithm illustrated o the previous page will always yield the iverse

More information

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common

More information

Classification of problem & problem solving strategies. classification of time complexities (linear, logarithmic etc)

Classification of problem & problem solving strategies. classification of time complexities (linear, logarithmic etc) Classificatio of problem & problem solvig strategies classificatio of time complexities (liear, arithmic etc) Problem subdivisio Divide ad Coquer strategy. Asymptotic otatios, lower boud ad upper boud:

More information

ELE B7 Power Systems Engineering. Symmetrical Components

ELE B7 Power Systems Engineering. Symmetrical Components ELE B7 Power Systems Egieerig Symmetrical Compoets Aalysis of Ubalaced Systems Except for the balaced three-phase fault, faults result i a ubalaced system. The most commo types of faults are sigle liegroud

More information

Solutions for May. 3 x + 7 = 4 x x +

Solutions for May. 3 x + 7 = 4 x x + Solutios for May 493. Prove that there is a atural umber with the followig characteristics: a) it is a multiple of 007; b) the first four digits i its decimal represetatio are 009; c) the last four digits

More information

1 1 2 = show that: over variables x and y. [2 marks] Write down necessary conditions involving first and second-order partial derivatives for ( x0, y

1 1 2 = show that: over variables x and y. [2 marks] Write down necessary conditions involving first and second-order partial derivatives for ( x0, y Questio (a) A square matrix A= A is called positive defiite if the quadratic form waw > 0 for every o-zero vector w [Note: Here (.) deotes the traspose of a matrix or a vector]. Let 0 A = 0 = show that:

More information

1. ARITHMETIC OPERATIONS IN OBSERVER'S MATHEMATICS

1. ARITHMETIC OPERATIONS IN OBSERVER'S MATHEMATICS 1. ARITHMETIC OPERATIONS IN OBSERVER'S MATHEMATICS We cosider a ite well-ordered system of observers, where each observer sees the real umbers as the set of all iite decimal fractios. The observers are

More information

Activity 3: Length Measurements with the Four-Sided Meter Stick

Activity 3: Length Measurements with the Four-Sided Meter Stick Activity 3: Legth Measuremets with the Four-Sided Meter Stick OBJECTIVE: The purpose of this experimet is to study errors ad the propagatio of errors whe experimetal data derived usig a four-sided meter

More information

LESSON 2: SIMPLIFYING RADICALS

LESSON 2: SIMPLIFYING RADICALS High School: Workig with Epressios LESSON : SIMPLIFYING RADICALS N.RN.. C N.RN.. B 5 5 C t t t t t E a b a a b N.RN.. 4 6 N.RN. 4. N.RN. 5. N.RN. 6. 7 8 N.RN. 7. A 7 N.RN. 8. 6 80 448 4 5 6 48 00 6 6 6

More information

End-of-Year Contest. ERHS Math Club. May 5, 2009

End-of-Year Contest. ERHS Math Club. May 5, 2009 Ed-of-Year Cotest ERHS Math Club May 5, 009 Problem 1: There are 9 cois. Oe is fake ad weighs a little less tha the others. Fid the fake coi by weighigs. Solutio: Separate the 9 cois ito 3 groups (A, B,

More information

Last time, we talked about how Equation (1) can simulate Equation (2). We asserted that Equation (2) can also simulate Equation (1).

Last time, we talked about how Equation (1) can simulate Equation (2). We asserted that Equation (2) can also simulate Equation (1). 6896 Quatum Complexity Theory Sept 23, 2008 Lecturer: Scott Aaroso Lecture 6 Last Time: Quatum Error-Correctio Quatum Query Model Deutsch-Jozsa Algorithm (Computes x y i oe query) Today: Berstei-Vazirii

More information

Module 5 EMBEDDED WAVELET CODING. Version 2 ECE IIT, Kharagpur

Module 5 EMBEDDED WAVELET CODING. Version 2 ECE IIT, Kharagpur Module 5 EMBEDDED WAVELET CODING Versio ECE IIT, Kharagpur Lesso 4 SPIHT algorithm Versio ECE IIT, Kharagpur Istructioal Objectives At the ed of this lesso, the studets should be able to:. State the limitatios

More information

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr. Chapter 4 Dr. Panos Nasiopoulos Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. Sequential: In addition, they include storage elements Combinational

More information

Matriculation number: You have 90 minutes to complete the exam of InformatikIIb. The following rules apply:

Matriculation number: You have 90 minutes to complete the exam of InformatikIIb. The following rules apply: Departmet of Iformatics Prof. Dr. Michael Böhle Bizmühlestrasse 14 8050 Zurich Phoe: +41 44 635 4333 Email: boehle@ifi.uzh.ch AlgoDat Midterm1 Sprig 016 08.04.016 Name: Matriculatio umber: Advice You have

More information

Round-off Errors and Computer Arithmetic - (1.2)

Round-off Errors and Computer Arithmetic - (1.2) Roud-off Errors ad Comuter Arithmetic - (1.) 1. Roud-off Errors: Roud-off errors is roduced whe a calculator or comuter is used to erform real umber calculatios. That is because the arithmetic erformed

More information

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of

More information

Algorithm Analysis. Chapter 3

Algorithm Analysis. Chapter 3 Data Structures Dr Ahmed Rafat Abas Computer Sciece Dept, Faculty of Computer ad Iformatio, Zagazig Uiversity arabas@zu.edu.eg http://www.arsaliem.faculty.zu.edu.eg/ Algorithm Aalysis Chapter 3 3. Itroductio

More information

Recurrence Relations

Recurrence Relations Recurrece Relatios Aalysis of recursive algorithms, such as: it factorial (it ) { if (==0) retur ; else retur ( * factorial(-)); } Let t be the umber of multiplicatios eeded to calculate factorial(). The

More information

Applications in Linear Algebra and Uses of Technology

Applications in Linear Algebra and Uses of Technology 1 TI-89: Let A 1 4 5 6 7 8 10 Applicatios i Liear Algebra ad Uses of Techology,adB 4 1 1 4 type i: [1,,;4,5,6;7,8,10] press: STO type i: A type i: [4,-1;-1,4] press: STO (1) Row Echelo Form: MATH/matrix

More information

The picture in figure 1.1 helps us to see that the area represents the distance traveled. Figure 1: Area represents distance travelled

The picture in figure 1.1 helps us to see that the area represents the distance traveled. Figure 1: Area represents distance travelled 1 Lecture : Area Area ad distace traveled Approximatig area by rectagles Summatio The area uder a parabola 1.1 Area ad distace Suppose we have the followig iformatio about the velocity of a particle, how

More information

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90 Final Exam ECE 25, Spring 2008 Thursday, June 12, 2008 Name: PID: Problem Points Score 1 10 2 10 3 10 4 10 5 10 6 10 7 10 8 10 9 10 Total 90 1) Number representation (10 pts) a) For each binary vector

More information

DESCRIPTION OF THE SYSTEM

DESCRIPTION OF THE SYSTEM Sychroous-Serial Iterface for absolute Ecoders SSI 1060 BE 10 / 01 DESCRIPTION OF THE SYSTEM TWK-ELEKTRONIK GmbH D-001 Düsseldorf PB 1006 Heirichstr. Tel +9/11/6067 Fax +9/11/6770 e-mail: ifo@twk.de Page

More information

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33] Chapter 4: Combinational Logic Solutions to Problems: [, 5, 9, 2, 9, 23, 3, 33] Problem: 4- Consider the combinational circuit shown in Fig. P4-. (a) Derive the Boolean expressions for T through T 4. Evaluate

More information

ECE 564/645 - Digital Communication Systems (Spring 2014) Final Exam Friday, May 2nd, 8:00-10:00am, Marston 220

ECE 564/645 - Digital Communication Systems (Spring 2014) Final Exam Friday, May 2nd, 8:00-10:00am, Marston 220 ECE 564/645 - Digital Commuicatio Systems (Sprig 014) Fial Exam Friday, May d, 8:00-10:00am, Marsto 0 Overview The exam cosists of four (or five) problems for 100 (or 10) poits. The poits for each part

More information

7. Modern Techniques. Data Encryption Standard (DES)

7. Modern Techniques. Data Encryption Standard (DES) 7. Moder Techiques. Data Ecryptio Stadard (DES) The objective of this chapter is to illustrate the priciples of moder covetioal ecryptio. For this purpose, we focus o the most widely used covetioal ecryptio

More information

ECE-S352 Introduction to Digital Signal Processing Lecture 3A Direct Solution of Difference Equations

ECE-S352 Introduction to Digital Signal Processing Lecture 3A Direct Solution of Difference Equations ECE-S352 Itroductio to Digital Sigal Processig Lecture 3A Direct Solutio of Differece Equatios Discrete Time Systems Described by Differece Equatios Uit impulse (sample) respose h() of a DT system allows

More information

Spring 2016 Exam 2 NAME: PIN:

Spring 2016 Exam 2 NAME: PIN: MARK BOX problem poits 0 20 20 2 0 3 0 4-7 20 NAME: PIN: 8 0 9 0 % 00 INSTRUCTIONS O Problem 0, fill i the blaks. As you kow, if you do ot make at least half of the poits o Problem 0, the your score for

More information

Algorithm of Superposition of Boolean Functions Given with Truth Vectors

Algorithm of Superposition of Boolean Functions Given with Truth Vectors IJCSI Iteratioal Joural of Computer Sciece Issues, Vol 9, Issue 4, No, July ISSN (Olie: 694-84 wwwijcsiorg 9 Algorithm of Superpositio of Boolea Fuctios Give with Truth Vectors Aatoly Plotikov, Aleader

More information

Kinetics of Complex Reactions

Kinetics of Complex Reactions Kietics of Complex Reactios by Flick Colema Departmet of Chemistry Wellesley College Wellesley MA 28 wcolema@wellesley.edu Copyright Flick Colema 996. All rights reserved. You are welcome to use this documet

More information

Bayesian Methods: Introduction to Multi-parameter Models

Bayesian Methods: Introduction to Multi-parameter Models Bayesia Methods: Itroductio to Multi-parameter Models Parameter: θ = ( θ, θ) Give Likelihood p(y θ) ad prior p(θ ), the posterior p proportioal to p(y θ) x p(θ ) Margial posterior ( θ, θ y) is Iterested

More information

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final

More information

10-701/ Machine Learning Mid-term Exam Solution

10-701/ Machine Learning Mid-term Exam Solution 0-70/5-78 Machie Learig Mid-term Exam Solutio Your Name: Your Adrew ID: True or False (Give oe setece explaatio) (20%). (F) For a cotiuous radom variable x ad its probability distributio fuctio p(x), it

More information

Midterm Exam #2. Please staple this cover and honor pledge atop your solutions.

Midterm Exam #2. Please staple this cover and honor pledge atop your solutions. Math 50B Itegral Calculus April, 07 Midterm Exam # Name: Aswer Key David Arold Istructios. (00 poits) This exam is ope otes, ope book. This icludes ay supplemetary texts or olie documets. You are ot allowed

More information

, then cv V. Differential Equations Elements of Lineaer Algebra Name: Consider the differential equation. and y2 cos( kx)

, then cv V. Differential Equations Elements of Lineaer Algebra Name: Consider the differential equation. and y2 cos( kx) Cosider the differetial equatio y '' k y 0 has particular solutios y1 si( kx) ad y cos( kx) I geeral, ay liear combiatio of y1 ad y, cy 1 1 cy where c1, c is also a solutio to the equatio above The reaso

More information

Inverse Matrix. A meaning that matrix B is an inverse of matrix A.

Inverse Matrix. A meaning that matrix B is an inverse of matrix A. Iverse Matrix Two square matrices A ad B of dimesios are called iverses to oe aother if the followig holds, AB BA I (11) The otio is dual but we ofte write 1 B A meaig that matrix B is a iverse of matrix

More information

Discrete-Time Systems, LTI Systems, and Discrete-Time Convolution

Discrete-Time Systems, LTI Systems, and Discrete-Time Convolution EEL5: Discrete-Time Sigals ad Systems. Itroductio I this set of otes, we begi our mathematical treatmet of discrete-time s. As show i Figure, a discrete-time operates or trasforms some iput sequece x [

More information

Math 234 Test 1, Tuesday 27 September 2005, 4 pages, 30 points, 75 minutes.

Math 234 Test 1, Tuesday 27 September 2005, 4 pages, 30 points, 75 minutes. Math 34 Test 1, Tuesday 7 September 5, 4 pages, 3 poits, 75 miutes. The high score was 9 poits out of 3, achieved by two studets. The class average is 3.5 poits out of 3, or 77.5%, which ordiarily would

More information

Fall 2018 Exam 2 PIN: 17 INSTRUCTIONS

Fall 2018 Exam 2 PIN: 17 INSTRUCTIONS MARK BOX problem poits 0 0 HAND IN PART 0 3 0 NAME: Solutios 4 0 0 PIN: 6-3x % 00 INSTRUCTIONS This exam comes i two parts. () HAND IN PART. Had i oly this part. () STATEMENT OF MULTIPLE CHOICE PROBLEMS.

More information

CS284A: Representations and Algorithms in Molecular Biology

CS284A: Representations and Algorithms in Molecular Biology CS284A: Represetatios ad Algorithms i Molecular Biology Scribe Notes o Lectures 3 & 4: Motif Discovery via Eumeratio & Motif Represetatio Usig Positio Weight Matrix Joshua Gervi Based o presetatios by

More information

KNOWLEDGE OF NUMBER SENSE, CONCEPTS, AND OPERATIONS

KNOWLEDGE OF NUMBER SENSE, CONCEPTS, AND OPERATIONS DOMAIN I. COMPETENCY.0 MATHEMATICS KNOWLEDGE OF NUMBER SENSE, CONCEPTS, AND OPERATIONS Skill. Apply ratio ad proportio to solve real-world problems. A ratio is a compariso of umbers. If a class had boys

More information

Test One (Answer Key)

Test One (Answer Key) CS395/Ma395 (Sprig 2005) Test Oe Name: Page 1 Test Oe (Aswer Key) CS395/Ma395: Aalysis of Algorithms This is a closed book, closed otes, 70 miute examiatio. It is worth 100 poits. There are twelve (12)

More information

( 1) n (4x + 1) n. n=0

( 1) n (4x + 1) n. n=0 Problem 1 (10.6, #). Fid the radius of covergece for the series: ( 1) (4x + 1). For what values of x does the series coverge absolutely, ad for what values of x does the series coverge coditioally? Solutio.

More information

vidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A

More information

Solutions to Final Exam Review Problems

Solutions to Final Exam Review Problems . Let f(x) 4+x. Solutios to Fial Exam Review Problems Math 5C, Witer 2007 (a) Fid the Maclauri series for f(x), ad compute its radius of covergece. Solutio. f(x) 4( ( x/4)) ( x/4) ( ) 4 4 + x. Sice the

More information

Sample Test Paper - I

Sample Test Paper - I Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

More information

MAT 271 Project: Partial Fractions for certain rational functions

MAT 271 Project: Partial Fractions for certain rational functions MAT 7 Project: Partial Fractios for certai ratioal fuctios Prerequisite kowledge: partial fractios from MAT 7, a very good commad of factorig ad complex umbers from Precalculus. To complete this project,

More information

Internal Information Representation and Processing

Internal Information Representation and Processing Iteral Iformatio Represetatio ad Processig CSCE 16 - Fudametals of Computer Sciece Dr. Awad Khalil Computer Sciece & Egieerig Departmet The America Uiversity i Cairo Decimal Number System We are used to

More information

Quantum Computing Lecture 7. Quantum Factoring

Quantum Computing Lecture 7. Quantum Factoring Quatum Computig Lecture 7 Quatum Factorig Maris Ozols Quatum factorig A polyomial time quatum algorithm for factorig umbers was published by Peter Shor i 1994. Polyomial time meas that the umber of gates

More information

Mon Feb matrix inverses. Announcements: Warm-up Exercise:

Mon Feb matrix inverses. Announcements: Warm-up Exercise: Math 225-4 Week 6 otes We will ot ecessarily fiish the material from a give day's otes o that day We may also add or subtract some material as the week progresses, but these otes represet a i-depth outlie

More information

/ M Morris Mano Digital Design Ahmad_911@hotmailcom / / / / wwwuqucscom Binary Systems Introduction - Digital Systems - The Conversion Between Numbering Systems - From Binary To Decimal - Octet To Decimal

More information

Analysis of Experimental Measurements

Analysis of Experimental Measurements Aalysis of Experimetal Measuremets Thik carefully about the process of makig a measuremet. A measuremet is a compariso betwee some ukow physical quatity ad a stadard of that physical quatity. As a example,

More information

CS161: Algorithm Design and Analysis Handout #10 Stanford University Wednesday, 10 February 2016

CS161: Algorithm Design and Analysis Handout #10 Stanford University Wednesday, 10 February 2016 CS161: Algorithm Desig ad Aalysis Hadout #10 Staford Uiversity Wedesday, 10 February 2016 Lecture #11: Wedesday, 10 February 2016 Topics: Example midterm problems ad solutios from a log time ago Sprig

More information

SIGNALS AND SYSTEMS I Computer Assignment 1

SIGNALS AND SYSTEMS I Computer Assignment 1 SIGNALS AND SYSTEMS I Computer Assigmet I MATLAB, sigals are represeted by colum vectors or as colums i matrices. Row vectors ca be used; however, MATLAB typically prefers colum vectors. Vector or matrices

More information

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE Estd-1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function

More information

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary Number System Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary BOOLEAN ALGEBRA BOOLEAN LOGIC OPERATIONS Logical AND Logical OR Logical COMPLEMENTATION

More information

CALCULATION OF FIBONACCI VECTORS

CALCULATION OF FIBONACCI VECTORS CALCULATION OF FIBONACCI VECTORS Stuart D. Aderso Departmet of Physics, Ithaca College 953 Daby Road, Ithaca NY 14850, USA email: saderso@ithaca.edu ad Dai Novak Departmet of Mathematics, Ithaca College

More information

GRADE 12 SEPTEMBER 2015 MATHEMATICS P1

GRADE 12 SEPTEMBER 2015 MATHEMATICS P1 NATIONAL SENIOR CERTIFICATE GRADE 1 SEPTEMBER 015 MATHEMATICS P1 MARKS: 150 TIME: 3 hours *MATHE1* This questio paper cosists of 10 pages, icludig a iformatio sheet. MATHEMATICS P1 (EC/SEPTEMBER 015) INSTRUCTIONS

More information

Sequences A sequence of numbers is a function whose domain is the positive integers. We can see that the sequence

Sequences A sequence of numbers is a function whose domain is the positive integers. We can see that the sequence Sequeces A sequece of umbers is a fuctio whose domai is the positive itegers. We ca see that the sequece 1, 1, 2, 2, 3, 3,... is a fuctio from the positive itegers whe we write the first sequece elemet

More information

( ) (( ) ) ANSWERS TO EXERCISES IN APPENDIX B. Section B.1 VECTORS AND SETS. Exercise B.1-1: Convex sets. are convex, , hence. and. (a) Let.

( ) (( ) ) ANSWERS TO EXERCISES IN APPENDIX B. Section B.1 VECTORS AND SETS. Exercise B.1-1: Convex sets. are convex, , hence. and. (a) Let. Joh Riley 8 Jue 03 ANSWERS TO EXERCISES IN APPENDIX B Sectio B VECTORS AND SETS Exercise B-: Covex sets (a) Let 0 x, x X, X, hece 0 x, x X ad 0 x, x X Sice X ad X are covex, x X ad x X The x X X, which

More information

Sect 5.3 Proportions

Sect 5.3 Proportions Sect 5. Proportios Objective a: Defiitio of a Proportio. A proportio is a statemet that two ratios or two rates are equal. A proportio takes a form that is similar to a aalogy i Eglish class. For example,

More information

Solution of Linear Constant-Coefficient Difference Equations

Solution of Linear Constant-Coefficient Difference Equations ECE 38-9 Solutio of Liear Costat-Coefficiet Differece Equatios Z. Aliyazicioglu Electrical ad Computer Egieerig Departmet Cal Poly Pomoa Solutio of Liear Costat-Coefficiet Differece Equatios Example: Determie

More information

Castiel, Supernatural, Season 6, Episode 18

Castiel, Supernatural, Season 6, Episode 18 13 Differetial Equatios the aswer to your questio ca best be epressed as a series of partial differetial equatios... Castiel, Superatural, Seaso 6, Episode 18 A differetial equatio is a mathematical equatio

More information

DE58/DC58 LOGIC DESIGN DEC 2014

DE58/DC58 LOGIC DESIGN DEC 2014 Q.2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5. Since, r=5

More information

G r a d e 1 1 P r e - C a l c u l u s M a t h e m a t i c s ( 3 0 S )

G r a d e 1 1 P r e - C a l c u l u s M a t h e m a t i c s ( 3 0 S ) G r a d e 1 1 P r e - C a l c u l u s M a t h e m a t i c s ( 3 0 S ) Grade 11 Pre-Calculus Mathematics (30S) is desiged for studets who ited to study calculus ad related mathematics as part of post-secodary

More information

Computer Science Final Examination Friday December 14 th 2001

Computer Science Final Examination Friday December 14 th 2001 Computer Science 03 60 265 Final Examination Friday December 14 th 2001 Dr. Robert D. Kent and Dr. Alioune Ngom Last Name: First Name: Student Number: INSTRUCTIONS EXAM DURATION IS 3 HOURs. CALCULATORS,

More information

Name Period ALGEBRA II Chapter 1B and 2A Notes Solving Inequalities and Absolute Value / Numbers and Functions

Name Period ALGEBRA II Chapter 1B and 2A Notes Solving Inequalities and Absolute Value / Numbers and Functions Nae Period ALGEBRA II Chapter B ad A Notes Solvig Iequalities ad Absolute Value / Nubers ad Fuctios SECTION.6 Itroductio to Solvig Equatios Objectives: Write ad solve a liear equatio i oe variable. Solve

More information

1 Hash tables. 1.1 Implementation

1 Hash tables. 1.1 Implementation Lecture 8 Hash Tables, Uiversal Hash Fuctios, Balls ad Bis Scribes: Luke Johsto, Moses Charikar, G. Valiat Date: Oct 18, 2017 Adapted From Virgiia Williams lecture otes 1 Hash tables A hash table is a

More information

Design of Digital Circuits Lecture 7: Sequential Logic Design. Prof. Onur Mutlu ETH Zurich Spring March 2018

Design of Digital Circuits Lecture 7: Sequential Logic Design. Prof. Onur Mutlu ETH Zurich Spring March 2018 Desig of Digital Circuits Lecture 7: Seuetial Logic Desig Prof. Our Mutlu ETH Zurich Sprig 2018 15 March 2018 Readigs Please study Slides 102-120 from Lecture 6 o your ow This week Seuetial Logic P&P Chapter

More information

(3) If you replace row i of A by its sum with a multiple of another row, then the determinant is unchanged! Expand across the i th row:

(3) If you replace row i of A by its sum with a multiple of another row, then the determinant is unchanged! Expand across the i th row: Math 50-004 Tue Feb 4 Cotiue with sectio 36 Determiats The effective way to compute determiats for larger-sized matrices without lots of zeroes is to ot use the defiitio, but rather to use the followig

More information

Students will calculate quantities that involve positive and negative rational exponents.

Students will calculate quantities that involve positive and negative rational exponents. : Ratioal Expoets What are ad? Studet Outcomes Studets will calculate quatities that ivolve positive ad egative ratioal expoets. Lesso Notes Studets exted their uderstadig of iteger expoets to ratioal

More information

[ 11 ] z of degree 2 as both degree 2 each. The degree of a polynomial in n variables is the maximum of the degrees of its terms.

[ 11 ] z of degree 2 as both degree 2 each. The degree of a polynomial in n variables is the maximum of the degrees of its terms. [ 11 ] 1 1.1 Polyomial Fuctios 1 Algebra Ay fuctio f ( x) ax a1x... a1x a0 is a polyomial fuctio if ai ( i 0,1,,,..., ) is a costat which belogs to the set of real umbers ad the idices,, 1,...,1 are atural

More information

6.003 Homework #12 Solutions

6.003 Homework #12 Solutions 6.003 Homework # Solutios Problems. Which are rue? For each of the D sigals x [] through x 4 [] below), determie whether the coditios listed i the followig table are satisfied, ad aswer for true or F for

More information

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES EC 216(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN

More information

CS276A Practice Problem Set 1 Solutions

CS276A Practice Problem Set 1 Solutions CS76A Practice Problem Set Solutios Problem. (i) (ii) 8 (iii) 6 Compute the gamma-codes for the followig itegers: (i) (ii) 8 (iii) 6 Problem. For this problem, we will be dealig with a collectio of millio

More information