NOTES, UNLESS OTHERWISE SPECIFIED: Initial schematic for layout 1/10/2011 RRP 2. CAPACTITANCE VALUES IN MICROFARADS. 3. REFERENCE DESIGNATORS USED:

Transcription

1 NOTES, UNLESS OTHERWISE SPEIFIE: REV ESRIPTION TE PPROVE. RESISTNE VLUES IN OHMS. Initial schematic for layout // RRP. PTITNE VLUES IN MIROFRS.. REFERENE ESIGNTORS USE: ET UPTES // RRP. LL. uf N.uF PITORS RE EOUPLING PS UNLESS OTHERWISE NOTE. THEY RE SHOWN ON THE PGE WITH THE INTEGRTE IRUITS THEY SHOUL E PLE NER. PROUTION UNITS // RRP SHEMTI ONTENTS - TITLE PGE - TMS IO - URT UFFER - TMS POWER - SPI FLSH - OR INTERFE - MIRO S INTERFE - POWER SUPPLIES - UIO OE - L/USER LES/SWITHES - EXPNSION ONNETOR - XS-v INTERFE REVISION STTUS OF SHEETS REV SHEET REV SHEET REV SHEET REV SHEET NEXT SSY PPLITION USE ON WN R.R.P. HK T.W.K. ENGR R.R.P. ENGR-MGR R.R.P. Q.M.. MFG R.R.P. RLSE R.R.P. TE // TE // TE // TE // TE // TE // TE // SPETRUM IGITL INORPORTE TMS EZSP MOULE Page ontents: TITLE SHEET Size: WG NO - ate: Tuesday, July, Sheet o f

2 V_V_US F LMGSN uf US_LK_MHZ R R.uF pf US_XI R E E U- US_VOS US_MXI US_MXO US_OS US_VUS US_M US_P US_R US_REF L J H G F US_VUS US_M US_P R K %.V TP VUS uf VUS_.uF R K J USV - SHIEL + SHIEL I SHIEL SHIEL US USMINI_ TP LKOUT R K GPIN, GPIN GPIN GPIN pf pf GPIN GPIN GPIN GPIN.KHz Y GPIN GPIN GPIN GPIN RTXI RTXO _RT RSV RSV RSV RSV RSV RSV MM_LK/IS_LK/GP[] MM_M/IS_FS/GP[] MM_/IS_X/GP[] MM_/IS_RX/GP[] MM_/GP[] MM_/GP[] G G F E E H M M J P N P S_LK S_M S_T S_T S_T S_T S_LK S_M S_T S_T S_T S_T R R R R R R S_LK, S_M, S_T, S_T, S_T, S_T, IS_LK IS_FS IS_X IS_RX GPIO GPIO PU_LK_MHZ R LKIN LK_SEL R LKOUT LK_SEL LKOUT LKIN LK_SEL MM_LK/IS_LK/GP[] MM_M/IS_FS/GP[] MM_/IS_X/GP[] MM_/IS_RX/GP[] MM_/GP[] MM_/GP[] M L M P L M IS_LK IS_FS IS_X IS_RX GPIO GPIO IS_LK, IS_FS, IS_X, IS_RX, GPIO, GPIO, V_V uf V_IO R K.uF.uF V_IO R K V_IO R K TRGET_TRSTn TRGET_TMS TRGET_TI TRGET_TO TRGET_TK RT_LKOUT R K TRGET_EMU TRGET_EMU R K RT_LKOUT WKEUP P N K N N L M J TRSTN TMS TI TO TK EMU EMU V_RT V_RT V_RT RT_LKOUT WKEUP INT INT RESETN XF L_[]/SPI_RX L_[]/SPI_TX L_[]/GP[] L_[]/GP[] L_[]/GP[] L_[]/GP[] L_[]/GP[] L_[]/GP[] L_[]/IS_LK/GP[]/SPI_LK L_[]/IS_FS/GP[]/SPI_S L_[]/IS_RX/GP[]/SPI_RX L_[]/IS_X/GP[]/SPI_TX L_[]/URT_RTS/GP[]/IS_LK L_[]/URT_TS/GP[]/IS_FS L_[]/URT_RX/GP[]/IS_RX L_[]/URT_TX/GP[]/IS_X L_EN_R/SPI_LK L_S_E/SPI_S L_S_E/SPI S L_RW_WR/SPI_S L_RS/SPI_S I_SL I_S N K J N P N P P P N P P N P P M L L M N M SPI_RX SPI_TX GPIO GPIO GPIO GPIO GPIO GPIO IS_LK IS_FS IS_RX IS_X URT_RTS URT_TS URT_RX URT_TX SPI_LK SPI_S SPI_S SPI_S SPI_S SPI_RX,, SPI_TX,, GPIO,, GPIO, GPIO,, GPIO,, GPIO, GPIO, IS_LK, IS_FS, IS_RX, IS_X, URT_RTS,, URT_TS,, URT_RX,, URT_TX,, SPI_LK,, SPI_S, SPI_S SPI_S, SPI_S I_SL I_S R K V_IO R K SPETRUM IGITL INORPORTE I_SL,,,, I_S,,,,,,, TRGET_PWR_GOO R S LE_GRN Page ontents: Size: TMS EZSP MOULE GPIO,MM-S,SPI,I,IS WG NO - ate: Friday, July, Sheet o f

3 V_V.uF,, URT_RX U TLVPWR TRGT_URT_RX,, URT_TS U TLVPWR TRGT_URT_TS,, GPIO V_V,, URT_TX TRGT_URT_TX TLVPWR U,, URT_RTS TLVPWR U TRGT_URT_RTS R K URT_UFF_EN R SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE URT UFFER Size: WG NO - ate: Friday, July, Sheet o f

4 SP_LO_OUT RSV US_LO_OUT_REG LO_EN LO_EN SP_LO_OUT_REG I_SL_PWR I_S_PWR I_S_PWR I_SL_PWR GN GN V_V_US V_V_US US_LO_OUT US_LO_OUT N_LO_OUT N_LO_OUT N_LO_OUT GN GN GN GN GN GN GN V_V SP_LO_OUT_REG V_PWR_MON SP_LO_OUT V_IO_PU V_V_PWR V_PWR_MON V_IO_PU V_V V_V V_V I_S_PWR, I_SL_PWR, Size: ate: WG NO Sheet o f Page ontents: SPETRUM IGITL INORPORTE - Tuesday, July, TMS EZSP MOULE TMS POWER I RESS I RESS.uF R R.uF.uF.uF F LMGSN uf F LMGSN uf.uf uf uf.uf.uf.uf.uf.uf.uf U ININ VIN+ VIN- GN VS SL S.uF.uF.uF R.uF.uF F LMGSN uf.uf.uf R R %.uf U- LOI N_LOO SP_LO_EN RSV LOI SP_LOO RSV RSV LOI US_LOO V_N US_VP E US_VP F US_VP K US_VPLL G US_VP H US_VP G V V V V F V G V H V K V M V M V N VIO VIO L VIO M VIO M VIO N VIO N VIO N E RSV K RSV L E E F H J K K L L M P P _N US_P K US_PLL F _N US_P J US_P H G_P V_PLL _PLL RSV RSV uf JP.uF.uF.uF R.uF F LMGSN R pf.uf L LMGSN.uF uf.uf TP GN.uF R.uF uf R.uF JP.uF pf uf uf R %.uf R uf.uf U ININ VIN+ VIN- GN VS SL S pf

5 V_IO R R V_IO,, SPI_LK,, SPI_TX SPI_S_SW_IN R SPI_S_SW_OUT R R R R K SPI_HOL V_V.uF U HOL V N. N. N. SLK IO N. N. N. SPI_LK SPI_TX, SPI_S R,, SPI_RX SPI_RX SPI_S_EVn N. S O N. GN WP SPI_WP K R V_IO WXVSFIG OR MP-VMFTP R V_IO SW R K SPI_S_SW_IN ON SPI_S_SW_OUT LK_SEL URT_UFF_EN II_ENn IP_SWITH R K IP Switch efaults: LK_SEL = OFF (pulled down) URT_UFF_EN = ON (pulled down) II_ENn = OFF (pulled down) SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE SPI FLSH Size: WG NO - ate: Tuesday, July, Sheet o f

6 NOTE: IMENSIONS N LOTIONS OF THESE ONNETORS MUST MEET SPEIFITION FOR INTERFE MOULES P P,, URT_RTS RT_LKOUT,, URT_TX,, URT_RX,,,, I_S,,,, I_SL, S_LK, S_M HEER X GPIO GPIO S_T, S_T, S_T, S_T, GPIO, GPIO, SPI_S, SPI_LK,, SPI_TX,, SPI_RX,,, IS_FS,, GPIO,, GPIO, IS_LK V_V R R HEER X R R R R IS_RX, IS_X, URT_TS,, GPIO, SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE OR INTERFE Size: WG NO - ate: Friday, July, Sheet o f

7 V_V V_V V_V R K R K R R K R K R K + uf.uf R K, S_T, S_T, S_M, S_LK, S_T, S_T S_T S_T S_M S_LK S_T S_T T T M V LK T T INSERT J INSERT_OM MicroS_R SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE MIRO S ONNETOR Size: WG NO - ate: Friday, July, Sheet o f

8 TP V_US_UL U VIN SW L.uH V_V_TP R V_V.uF.uF GN EN F TPST R.K % pf uf.uf.uf Vout = Vref x ( + Rtop/Rottom ) ; VREF =. Vout =. x ( + ) R.K % FTI_V R V_US_UL U VIN SW L.uH V_V_PWR TP V_V_TP R R V_IO V_V.uF.uF GN EN F TPST R.K % pf uf JP.uF V_V_US R % Vout = Vref x ( + Rtop/Rottom ) ; VREF =. Vout =. x ( +. ) R.K % V_PWR_MON VS VIN+ S SL VIN- GN U ININ I RESS.uF I_SL_PWR I_S_PWR I_SL_PWR, I_S_PWR, SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE POWER MNGEMENT Size: WG NO - ate: Tuesday, July, Sheet o f

9 V_V_PWR U V_V TP V_V_TP.uF IN OUT IN OUT EN F GN PG TPS V_V_PWR R.K +.uf +.uf R R K % RF = ( Vout/Vref - ) * RF K RF = (./. - ) * K TRGET_PWR_GOO,,, V_V_PWR V_PWR_MON R R R JP HEER I_SL_PWR I_S_PWR R R I_SL_PWR, I_S_PWR, I_S,,,, I_SL,,,, Power Monitor I Probe Point Headers SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE POWER MNGEMENT Size: WG NO - ate: Friday, July, Sheet o f

10 V_V V_V R R uf.uf.uf uf V_V JP R GN-I JP R V. uf.uf.uf uf STEREO IN J GN-I SJ--SMT, PJK STEREO HEPHONES OUT J ONN_HP_LOUT ONN_HP_ROUT GN-I R K R K + + uf uf.uf.uf I_LINEL I_LINER HEPHONE_LOUT HEPHONE_ROUT U TLVIIRHT uf.uf MIIS IN_L IN_R IN_L IN_R IN_L IN_R HPL HPR LOL LOR IOV V IO V LO_IN RESET LK WLK IN OUT MLK SL/SSZ S/MOSI LO_SEL GPIO SPI_SEL MISO SLK/MI_ET REF PP V_V GN-I I_RST I_IISLK I_IISFS I_IIS I_IIS I_MOE_SEL R no-pop R.K R K R K R R R R R V_V R K R K I_SL_I I_S_I V_V.uF U V GN N OE SNTLVPWR I_SL I_S TRGET_PWR_GOO,,, IS_LK, IS_FS, IS_X, IS_RX, I_SL,,,, I_S,,,, GN-I SJ--SMT, PJK STEREO R GN-I R.K V_V GN-I I RESS II_ENn R K V_V.uF U V OFFn Select Internal LO R LK GN SM-.MHZ-L-T V_V F LMGSN V. R R R LK_MHZ US_LK_MHZ PU_LK_MHZ TP GN Tie nalog Power to igital Power through single point connection or Ferrite ead. F LMGSN GN-I SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE OE Size: WG NO - ate: Friday, July, Sheet o f

11 J N_LO_OUT P R K uf N SW USER R K R GPIN, V_V R uf.uf uf P N VT SW USER R K V_V.uF,,, TRGET_PWR_GOO.uF uf VREF V RESn SGLG U SNLV V_V.uF V_V,,,, I_SL,,,, I_S SL S,, GPIO LE R R S S LE LUE LE YELLOW R K % IREF,, GPIO U SNLV LE V VOMH V FI_-ELF R R S S LE RE LE GRN.uF.uF, GPIO U SNLV LE V_US_UL R L POWER V L.uH, GPIO U SNLV LE uf U Vin SW GN EN F TPS MR uf R.M % R K % pf uf,v,, GPIO SPETRUM IGITL INORPORTE R K Page ontents: TMS EZSP MOULE L INTERFE Size: WG NO - ate: Friday, July, Sheet o f

12 V_US_UL V_V EGE ONN X GPIN, GPIN GPIN GPIN SPI_S,, URT_TX,, URT_RX,, URT_TS,, URT_RTS GPIO GPIO, GPIO, GPIO SPI_S URT_TX URT_RX URT_TS URT_RTS GPIO GPIO SPI_S SPI_S IS_FS IS_X IS_RX IS_LK IS_FS IS_X IS_RX IS_LK IS_FS IS_X IS_RX IS_LK SPI_S, SPI_S, IS_FS IS_X IS_RX IS_LK IS_FS, IS_X, IS_RX, IS_LK, IS_FS, IS_X, IS_RX, IS_LK,, GPIO GPIO I_SL I_SL,,,,, GPIO GPIO I_S I_S,,,,,, GPIO,, GPIO,, GPIO, GPIO GPIO GPIO GPIO GPIO SPI_RX SPI_TX SPI_LK SPI_S SPI_RX,, SPI_TX,, SPI_LK,, SPI_S P SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE EXPNSION ONNETORS Size: WG NO - ate: Friday, July, Sheet o f

13 J US- PLUG S V_US - + GN S nf LK_MHZ Mounting holes. pad. drill Z Z Z Z FTI_V L LMPSN nf U IO V TPE N GN IO R nf XTIN VUS nf VUS uf FT.V FTI_V R R PLE Y EMU US ONNETOR K R K % FT.V.uF nf nf VREGOUT M P VREGIN REF RESET# XTIN XTOUT EES EESK EET TEST.uF U FTI_V LMPSN VPHY VPLL GN L VORE. VORE. VORE. LMPSN L GN. GN. GN. GN. GN. GN. GN. GN. VIO. VIO. VIO. VIO. MR nf nf nf nf FTHL FTI_V US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US PWREN# SUSPEN# JP ON nf nf nf nf SRST_N_OUT EMU_EN EMU R R R R R PWR_ET PWR_RST EMU R MR V_US_UL -NOPOP TRGT_URT_RX TRGT_URT_TX TRGT_URT_TS TRGT_URT_RTS S VUS_ TK TI TO TMS TRSTN RTK IS SRST_N_IN V_US_UL R R TRGET_TK TRGET_TI TRGET_TO TRGET_TMS TRGET_TRSTn FTI_V,,, TRGET_PWR_GOO OPTIONL: IF NOT USE ONNET PWR_GOO TO PWR_ET. PLE Y US ONNETOR R R R R R R R U LK GN -NOPOP K K.uF LR V Q LVG-V R FTI_V TRGET_TK TRGET_TI TRGET_TO TRGET_TMS TRGET_TRSTn K R K R nf U V N N GN R S SK IN OUT K R EES EESK EET K GREEN LOTE LE LONG OR EGE SO IT WILL E MORE VISILE. SPETRUM IGITL INORPORTE Page ontents: TMS EZSP MOULE XS-V INTERFE Size: WG NO - ate: Friday, July, Sheet o f

14 IMPORTNT NOTIE FOR TI REFERENE ESIGNS Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ( uyers ) who are developing systems that incorporate TI semiconductor products (also referred to herein as components ). uyer understands and agrees that uyer remains responsible for using its independent analysis, evaluation and judgment in designing uyer s systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs. uyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LIENSE, EXPRESS OR IMPLIE, Y ESTOPPEL OR OTHERWISE TO NY OTHER TI INTELLETUL PROPERTY RIGHT, N NO LIENSE TO NY THIR PRTY TEHNOLOGY OR INTELLETUL PROPERTY RIGHT, IS GRNTE HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI REFERENE ESIGNS RE PROVIE "S IS". TI MKES NO WRRNTIES OR REPRESENTTIONS WITH REGR TO THE REFERENE ESIGNS OR USE OF THE REFERENE ESIGNS, EXPRESS, IMPLIE OR STTUTORY, INLUING URY OR OMPLETENESS. TI ISLIMS NY WRRNTY OF TITLE N NY IMPLIE WRRNTIES OF MERHNTILITY, FITNESS FOR PRTIULR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, N NON-INFRINGEMENT OF NY THIR PRTY INTELLETUL PROPERTY RIGHTS WITH REGR TO TI REFERENE ESIGNS OR USE THEREOF. TI SHLL NOT E LILE FOR N SHLL NOT EFEN OR INEMNIFY UYERS GINST NY THIR PRTY INFRINGEMENT LIM THT RELTES TO OR IS SE ON OMINTION OF OMPONENTS PROVIE IN TI REFERENE ESIGN. IN NO EVENT SHLL TI E LILE FOR NY TUL, SPEIL, INIENTL, ONSEQUENTIL OR INIRET MGES, HOWEVER USE, ON NY THEORY OF LIILITY N WHETHER OR NOT TI HS EEN VISE OF THE POSSIILITY OF SUH MGES, RISING IN NY WY OUT OF TI REFERENE ESIGNS OR UYER S USE OF TI REFERENE ESIGNS. TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JES, latest issue, and to discontinue any product or service per JES, latest issue. uyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ll semiconductor products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of uyers products. uyers are responsible for their products and applications using TI components. To minimize the risks associated with uyers products and applications, uyers should provide adequate design and operating safeguards. Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. uyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. uyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. uyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in uyer s safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in F lass III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. uyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at uyer's risk, and uyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS.IMPORTNT NOTIE Mailing ddress: Texas Instruments, Post Office ox, allas, Texas opyright, Texas Instruments Incorporated