TEXAS INSTRUMENTS - DLP Products

Size: px

Start display at page:

Download "TEXAS INSTRUMENTS - DLP Products"

Cory Gray
6 years ago
Views:

1 OMPUTER GENERTE RWING - O NOT ISE MNULLY NOTES, UNLESS OTHERWISE SPEIFIE: ISIONS ESRIPTION TE PPROVE.. The netname "PPV" represents connection to the +.V power plane. The netname "PP9V" represents connection to the +.9V power plane. EO TI-00 LP0 Reference esign 0//0. The netname "PPV" represents connection to the +.V power plane... The netname "PPV" represents connection to the +.V power plane. The netname "PV" represents connection to the +.0V power plane.. The netname "PV" represents connection to the +.0V power plane.. The netname "GN" represents connection to the ground plane.. "Z" suffix on a signal name indicates an active low signal. 9. ll components with designators "U*", "Q*", and "*" are electrostatic discharge sensitive. 0. ll components with designators above 00 are mounted solder side of the board.. ll resistor values are in ohms.. ll capacitor values in microfarads unless otherwise specified. REFERENE ESIGN WN Roger Perry TE 0//0 TEXS INSTRUMENTS - LP Products ENGR SYS Roger Perry 0//0 TITLE () OPYRIGHT 0 Texas Instruments Inc. ll Rights Reserved TI-00 LP0 Reference esign PV Q RWING NO x Orcad apture. of

2 LOK IGRM INEX Sheet : over Sheet : lock iagram Sheet : Front End Interface onnector Sheet : LP0 Front End Interface Sheet : M Flex Interface Sheet : M Power Supplies Sheet : Input Power Sheet : TPS Power Supplies Sheet 9: Fans, Light Sensor & EEPROM Sheet 0: GPIO, I, and LE ontrol Sheet : Test Points, JTG and Reset Sheet : RS-, SSP, and US Sheet : Flash Memory Interface Sheet : PP0 Power and ypass apacitors Sheet : Power Tree Sheet : Revision History TEXS INSTRUMENTS WN TE RWING NO Perry Roger 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

3 ,,, P_[9..0] P_[9..0] P_[9..0] P_[9..0] P_[9..0] P_[9..0] R N R N P_ P_ P_ P_ P_0 P_ P_ P_ P_ P_0 P_ P_ P_ P_ P_0 J P_ P_,9, PWRGOO P_LK SL SL P_TEN S P_HSYN S P_HSYN 9 0 P_VSYN R P_VSYN N XKS00YG P_9 P_ P_ P_ P_ P_9 P_ P_ P_ P_ P_9 P_ P_ R N R N R N P_[9..0] P_[9..0] P_[9..0] P_[9..0], P_[9..0], P_[9..0], 0-it Parallel Port Interface J TP TP RXE_+ RXE_- RXE_+ RXE_- RXE_0+ RXE_0- SL R 0 R 0 R 0 R 0 R9 0 R 0,9, PWRGOO RXE_+_IN RXE_-_IN RXE_+_IN RXE_-_IN RXE_0+_IN RXE_0-_IN RXE_+_IN RXE_-_IN RXE_+_IN RXE_-_IN RXE_+_IN RXE_-_IN S R 0 R 0 R 0 R 0 R0 0 R 0 RXE_+ RXE_- RXE_+ RXE_- RXE_+ RXE_- XKS00YG LVS Front End Interface MOUNTING HOLES MT MT MT Front End Interface onnector TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

4 The input data channels can be configured to optimize board layout for each port. itwise reordering is not supported. For example, Y data could be connected to Port,, or. Port configuration is handled in the PI Software. If only one input clock is used, then P_LK should be connected, and P_LK and P_LK should not be connected. Front End locks P_[9..0] P_[9..0] P_[9..0] TP P_[9..0] P_[9..0] P_[9..0] TP TP TP TP9 TP TP9 P_9 P_ P_ P_ P_ P_ P_ P_ P_ P_0 P_9 P_ P_ P_ P_ P_ P_ P_ P_ P_0 P_9 P_ P_ P_ P_ P_ P_ P_ P_ P_0 0 9 Y W 9 Y W U U0 V U9 V W W 0 Y9 W P P R9 R0 R R T T0 T9 U P 9 P P P P P P P P P 0 P 9 P P P P P P P P P 0 P 9 P P P P P P P P P 0 U LP0 PORT P_LK P_LK P_LK RK_IN_P RK_IN_N P_LK P_LK P_LK LVS+ LK LVS- LK P_LK P_TEN P_VSYN P_HSYN P_LK P_LK P_FIEL P_TEN P_VSYN P_HSYN W Y W Y P_LK P_LK P_LK P_FIEL P_TEN P_VSYN P_HSYN P9 P0 N LF_VSYN LF_HSYN LF_SYN RXE_+ RXE_- RXE_0+ RXE_0- RXE_+ RXE_- RXE_+ RXE_- RXE_+ RXE_- RXE_+ RXE_- RK_IN_P RXE_- RXE_0+ RXE_0- RXE_+ RXE_- RXE_+ RXE_- RXE_+ RXE_- RXE_+ RXE_- Y9 W9 0 0 Y W Y W RK_IN_P RK_IN_N R_IN_P R_IN_N R_IN_P R_IN_N R_IN_P R_IN_N R_IN_P R_IN_N RE_IN_P RE_IN_N PORT (LVS) M FE_IRQ FE_LK FE_RSTZ M M0 (FRONT EN INTERFE) PP0 Front End Interface TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

5 U Place series termination resistors near the SI. These resistors should have % tolerance. LP0 M_PWR_EN M_TR M_STRL M_LO M_LK M_ M_ M_ M_0 M_9 M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_09 M_0 M_0 M_0 M_0 M_0 M_0 M_0 M_0 M_00 M_S_LK M_S_US G E9 0 0 E 0 E M_PWR_EN _TR _STRL _LO _LK 0 _9 _0 _09 _0 _0 _0 _0 _0 _0 _0 _0 _00 _SLK _SUS R. R. R. R. M_PWR_EN V R. M_ R. M_ R9. M_ VIS R0. M_0 R. M_9 R. M_ VRST R. M_ PPV V R. M_ R. M_ F R. M_ R. M_ OHM R. M_ MI00J0R-0 R9. M_ R0. M_0 R. M_09 0 uf R. M_0 R. M_0 R. M_0 R. M_0 R. M_0 R. M_0 R. M_0 R0. M_0 PP9V VIS R. M_00 R 0 R 0 M_TR M_STRL M_LO M_LK M_S_LK M_S_US -.V R9 0K VIS VRST V V PP9V M_S_LK M US M OEZ M_S_US M_ M_0 M_0 M_0 M_0 M_0 M_00 M_0 M_0 M_0 M_0 M_09 M_ J M STR M_TEST_SN M_0 M_ M_TR M_ M_STRL M_LO M_LK M_ M_ M_9 M_ M_ M_ M_ M_ TP VFSET PP9V V V V V.V VFSET VREF:.9V M OEZ M STR M US (M INTERFE) EXRES _OEZ _STR _US R 0 R 0 R 0 M OEZ M STR M US VRST VFSET M OR ONNETOR R 0 % M onnector Interface TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

6 PV 9 PV L RV_ o Not Install Resistor if M is mounted R N 0UF V, Vin U uh SW0 uf M_PWR_EN_INV Q MP0UW TP.V VFSET, M_PWR_EN R9 0K 000PF M_PWR_EN R K 0V ENR EN OMP - SW SUP OUT F RV 9 STPS00Z 0. PF R0 0K R.0K UF V,0% VFSET, TPS.V GENERTION PPV U IN EN NR OUT TPS0 GN PPV. uf 0V + -/MOE + PGN PGN GN F OUT F PG 0 REF 0 uf M_PG 0. uf TP R K N TSW uf uf R 0K TSW N RV_ 9 0UF V, TP 0 0V, 0% 0. OHM TP VRST VIS - VRST,.0V M_PWR_EN R.K PV Q FV0N M_PWR_EN_INV 9 GN TPS F SE uf PV Q P F9 PPV OHM MI00J0R-0. uf.v + 00 uf V R 0K R.0K 0UF V, 0V, 0% 0. OHM VIS, POWER OWN IRUITRY,, VFSET M_PWR_EN R 0K PV R.K Q9 N R 0K Q N R9 Q N90 MZ00HL, M_PWR_EN R 0K Q N90 R K R.K Q N Q N R,, VIS M_PWR_EN R 0K PV R.K Q0 N R0 0K Q N90 Q N R, VRST M Power Supplies TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

7 J TP PV_SUPPLY SM0-SRSS-T PV_ONN 9 V F 0 V + 00 uf V + 00 uf V + 00 uf V R9 K R0.K GREEN R.K RE R.K Q N,,9 POSENSE POSENSE R 0K Q N Place crystal circuit and associated components near SI. U 0 pf 0V 0 pf 0V X.0 MHZ R 00 XTL_IN R M /W XTL_OUT MOS MOSN LP0 PPV R.K TP,,9,,9 PWRGOO POSENSE PWRGOO POSENSE R K 0.0 uf H9 G PWRGOO POSENSE (LK, RST) EXT_RSTZ H0 EXT_RSTZ Input Power and Oscillator Input TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

8 PV_SUPPLY Place capacitors near I device. U 0 uf V 9 0 uf V 0 0 uf V VIN_ VIN_ VIN_ PPV PPV 0 uf V R9. nf. nf 00K 9 0 VIN EN SS RLIM UK LX_ LX_ ST F OMP R nf V 0K L. uh SRR00-RM 00 pf. nf R 0.K % R 0.K % uf V PPV U IN PG N GN OUT TPS9 PG_PPV_LO PPV_LO. uf R0 0K PV_SUPPLY 9 0 uf V.nF capacitor on EN pin causes about ms of delay. R 0 nf. nf 0K 0nF capacitor on EN pin causes about ms of delay. 0 VIN EN SS RLIM UK LX_ LX_ ST F OMP 9 Use 0.K and.k values for.v operation. Use 0.K and 9.K values for.9v operation. R nf V 0K L. uh SRR00-RM 00 pf. nf R 0.K % R 9.K % PP9V PV 0 uf V PV_SUPPLY V nf V U V RESET SENSE RESIN RESET REF T GN TL PG_PV_TS R 0K V PPV R 0K IMPORTNT The P should be designed such that the specifications are not exceeded when the P0 is operated under the maximum current conditions specified in the P0 datasheet. PV_SUPPLY 9 0 uf V R90 0nF capacitor on EN pin causes about ms of delay. R9 0 nf. nf 0K K 0 0 VIN EN SS RLIM SYN ROS LOW_P GN_ GN_ GN_ GN UK TPS LX_ LX_ ST 9 F OMP PGOO VV 9 VV R9. uf V 0 nf V PGOO_TPS 0K L PPV 00 pf R9 0K. uh SRR00-RM 0 uf V 0%. nf PGOO_TPS 9 R9 0.K % R9.K % uf V PPV 9 PGOO_TPS nf t capacitance provides >00us of time delay on RESET output. 9 V PPV PGOO_TPS PPV PPV U V Y GN SNHG0 POSENSE POSENSE, PPV U V Y GN SNHG0 V PPV PWRGOO PWRGOO,, TPS Power Supplies TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

9 FN_LOK FN_LOK PV_SUPPLY PPV R9.K uf 0 R9.K FN PPV FN R0 J J SM0-SRSS-T.K SM0-SRSS-T FN_OUT uf V FN_LOK uf FN_OUT uf V Q N FN_LOK Q N FN_PWMZR STPS00Z 0V, 00m FN_PWMZR STPS00Z 0V, 00m.K.K R9 Q N R0.K R0 Q N FN_PWMZ PV_SUPPLY FN_PWMZ FN_PWMR 0K FN_PWMR 0K FN PWM R9 FN PWM R0 FN PWM FN PWM LIGHT SENSOR J SM0-SRSS-T TP9 MP_PWM V V_LIGHTSENSE LIGHTSENSE_INPUT LE LIGHT SENSOR MP_PWM R0 R99 0 V R00 0K % TP 0K 0.0 uf PPV + - LIGHTSENSE_REF U9 LM9PWR PPV R0.K TP0 MP_OUT MP_OUT FNS PPV TILT_Y TILT_Y 9 PPV U R0 0 TOUT V OUT_Y SK GN VREF V OUT_X MXQ V_TILT TILT_X 9 TILT_X Projector Settings Memory I ddress set to 0x U0 0 GN T U 0 GN TMP00N/0 V WP SL S SL S V+ Temperature Sensor I ddress set to 0x9 9 SL0 S0 SL0, S0, TILT SENSOR EEPROM & TEMP SENSOR Fans, Light Sensor and EEPROM TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE 9

10 R0 K PPV R0 K R09 K PPV R0 K edicated I pins have I specific drivers. GPIO I pins (GPIO_ and GPIO_9) do not have I specific drivers. PPV J SM0-SRSS-T SL S I PORT 0 TP 9 GPIO_ SL0 M US_ENZ SL0 US_ENZ S0 M II0_SL GPIO_ S0 II0_S SL J FN PWM FN PWM S J GPIO_ GPIO_ FN PWM GPIO_9 GPIO_ FN PWM PPV U FN_LOK FN_LOK TPE00 GPIO_ GPIO_ IO GPIO_ V 0 GN IO TILT_Y TILT_Y GPIO_ U LP0 GPIO_9 HOL_OOT_LOER R K J9 R 0 R 0 O NOT INSTLL HOL IN OOT LOER Installed Un-Installed FN_LOK TILT_X Hold in oot Loader Normal Operation FN_LOK TILT_X GPIO_ GPIO_ F G9 GPIO_ GPIO_ TP TP INIT_ONE E F0 F9 E E0 GPIO_ GPIO_9 GPIO_ GPIO_ GPIO_ GPIO_ GPIO_0 GPIO_ GPIO_ N TP MP_OUT MP_OUT K F 9 N9 N0 J GPIO_ GPIO_0 GPIO_ GPIO_0 GPIO_0 GPIO_ MP_OUT GPIO_ GPIO_ LER_EN LEG_EN LE_EN LER_PWM LEG_PWM LE_PWM MP_PWM L M L L K K K K J MP_PWM MP_PWM TP TP TP RE_LE_EN GRN_LE_EN LU_LE_EN RE_LE_PWM GRN_LE_PWM LU_LE_PWM PPV PV_SUPPLY 9 0 J0 SM-SRSS-T LE RIVER INTERFE GPIO_ GPIO_ GPIO_ GPIO_ H H H G GPIO_ (GPIO & LE ONTROL) GPIO, I, and LE ontrol TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE 0

11 MNUL RESET JUMPER INSTLLE NOT INSTLLE HOL IN RESET NORML OPERTION (EFULT) O NOT INSTLL PPV UE LP0 R N R N R N R N R9 0K R0 0K R 0K R 0K TRSTZ M L V V P R V TO TO TMS TMS TI TK TRSTZ TSTPT_ TSTPT_ TSTPT_ TSTPT_ TSTPT_ TSTPT_ TSTPT_ TSTPT_0 K0 K9 J J J0 J9 H H TREPKTR TREPKTR TREPKTR TREPKTR TREPKTR TREPKTR TREPKTR TREPKT0R R K ETM_PIPESTT_ ETM_PIPESTT_ ETM_PIPESTT_0 ETM_TRESYN ETM_TRELK RTK F G G F G G ITSEN_P V ITSEN SPRE E SEQ_SYN R.K V HW_TEST_EN VPGM (EUG / TEST) R 0K Test Points, RM Trace JTG and Reset TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

12 The RS interface is used for test interface and debug. It is not required for production designs. PPV R9 0 RS- PORT 0 U MX V GN J SM0-SRSS-T (signal at P) PPV URT0_TX_ON URT0_RX_ON 0V 0V V+ V- TOUT RIN RIN TOUT TIN 0 ROUT ROUT 9 TIN 0V 9 0V URT0_TX URT0_TSZ URT0_RX URT0_RTSZ L9 L0 L M9 URT0_TX URT0_TSZ URT0_RX URT0_RTSZ UF LP0 SSP0_LK SSP0_TX SSP0_RX SSP0_SZ_ SSP0_SZ_0 F F SSP0_LK SSP0_TX SSP0_RX SSP0_SZ SSP0_SZ0 R.K PPV R.K R K The SSP0 bus is currently not used in the LP0 Formatter Only design. TP TP TP TP0 TP PPV PPV U LVG 90 R.K Note: This buffer prevents the US host from detecting the slave device before RM processor initialization. R K US_ENZ US_ENZ J Mini US R.K % US_T_N US_T_P U9 SN0VT N GN N GN R /0W R9 /0W US_T_NS US_T_PS E E US_T_N US_T_P (SERIL INTERFES) The US interface is used for test interface, debug and high-speed flash memory programming capability. It is not required for production designs where I is the primary communication bus. RS-, Synchronous Serial Port, and US TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

13 PM_R_[..0] PM_T_[..0] PM_R_[..0] UG LP0 PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 PM_T_9 PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 M N N N N P P P P R R R T T T T PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 PM_T_9 PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 R0 R 0K 0K PM_R_ PM_R_ GPIO_ GPIO_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 PM_LSZ_ PM_LSZ_0 PM_WEZ PM_OEZ PM_SZ_0 PM_SZ_ PM_SZ_ V W W Y Y W Y W Y W Y W V U U U U PM_R_ PM_R_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 PM_WEZ PM_OEZ FLSH_SZ R0. R. R. PM_WESZ PM_OESZ FLSH_SSZ PM_WESZ PM_OESZ FLSH_SSZ R 0K PPV R 0K PM_WESZ PM_OESZ FLSH_SSZ FLSH_RSTZ PM_R_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 PM_R_9 PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_ PM_R_0 YTE PM_WESZ PM_OESZ FLSH_SSZ FLSH_RSTZ U WP/ YTE WE OE E RESET S9JL0H Q/- Q Q Q Q Q0 Q9 Q Q Q Q Q Q Q Q Q0 USY V GN GN PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 PM_T_9 PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_ PM_T_0 9 PPV R 0K PPV (MEMORY INTERFE),,9 PWRGOO PWRGOO R9 N FLSH_RSTZ FLSH_RSTZ O NOT INSTLL,9 POSENSE POSENSE R0 0 Flash Memory Interface TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

14 PPV PPV_PLL PPV_PLLM PV_PLL PV_PLLM PPV PP9V PPV_FP PPV_FP F F F G M F G M U U F G U U F N U U F E E E K L P R K L P R V_F V_F V_F V_G V_M V_F V_G V_M V_U V_U V_F V_G V_U V_U V_F V_N V_U V_U V_F V_E V_E V_E V_K V_L V_P V_R V_K V_L V_P V_R V_PLL E V_PLLM E V_PLL V_PLLM F T T H J L E H J K L N P U9 U H J T Y T G H J N R V 0 E V9 9 T K F V_ V_EF V_T V_T V_ V_H V_J V_L V_E V_H V_J V_K V_L V_N V_P V_U9 V_U V_H V_J V_T V_Y V_T V_G V_H V_J V_N V_R V_V V_0 V_ V_E V_V9 V_ V_ V_ V_9 V_T V_K V_F F0 F E E0 M_F0 M_F M_ M_ M_E M_E0 U U V V FP_U FP_U FP_V FP_V U0 U V V0 FP_U0 FP_U FP_V FP_V0 PPV 9 9 uf V F MI00J0R-0 OHM PPV_FP 9 0 nf V UH PP0 (POWER N GROUN) PPV F OHM PPV_FP E GN_E GN_ GN_ GN_ N GN_ F GN_N J9 GN_F J0 GN_J9 J GN_J0 J GN_J J GN_J J GN_J K9 GN_J K0 GN_K9 K GN_K0 K GN_K K GN_K K GN_K L9 GN_K L0 GN_L9 L GN_L0 L GN_L L GN_L L GN_L M9 GN_L M0 GN_M9 M GN_M0 M GN_M M GN_M M GN_M N9 GN_M N0 GN_N9 N GN_N0 N GN_N N GN_N N GN_N P9 GN_N P0 GN_P9 P GN_P0 P GN_P P GN_P P GN_P H GN_P GN_H GN_ GN_ E GN_ V GN_E W GN_V Y GN_W GN_Y GN_ U GN_ U GN_U GN_U GN_ GN_ GN_ 0 GN_ 9 GN_0 E GN_9 V GN_E W9 GN_V Y0 GN_W9 GN_Y0 GN_ M GN_ GN_M GN_ 0 GN_ E9 GN_0 K GN_E9 L GN_K V9 GN_L V0 GN_V9 W0 GN_V0 Y GN_W0 R GN_Y Y GN_R W GN_Y V GN_W F9 GN_V GN_F9 GN_ GN_ GN_ GN_ GN_ 0 GN_ 9 GN_0 Y GN_9 Y GN_Y W GN_Y W0 GN_W Y0 GN_W0 GN_Y0 GN_ GN_ GN_ Y GN_ 9 GN_Y F GN_9 V GN_F V GN_V GN_V VSS_PLLM VSS_PLL VS_PLLM VS_PLL 9 9 uf V MI00J0R nf V FP LINK LVS FILTERS PPV PP0 PPV ypass apacitors.v POWER EOUPLING PPV PP0 PPV Master PLL Filtering F OHM PPV_PLLM 9 0 uf 99 0 uf PPV 0 uf.v MI00J0R-0 0 uf.v 0.00 uf 0V PPV PP0 PPV ypass apacitors 00 uf.v 0% PPV PP0 PPV R PLL Filtering F OHM PPV_PLL MI00J0R-0 0 uf.v 0.00 uf 0V.V PLL FILTERS PPV 0 uf 0 uf PP0 PPV ypass apacitors 9 0 uf V POWER EOUPLING PPV_LO PP0 PPV R PLL Filter 0 uf F 9 OHM MI00J0R-0 PV_PLL 0 PPV_LO PP0 PPV Master PLL Filter PV_PLLM F OHM 0 uf MI00J0R-0 PP9V PP0 PP9V ypass apacitors PP9V.9V POWER EOUPLING.V PLL FILTERS 0 uf uf.v 0% PP0 Power and ypass apacitors TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

15 POWER TREE TPS rchitecture Power Tree TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

16 Revision History Rev. : Initial Release Schematic Revision History TEXS INSTRUMENTS WN TE RWING NO Roger Perry 0//0 () OPYRIGHT 0 TEXS INSTRUMENTS ISSUE TE LL RIGHTS RESERVE 0//0 SIZE

17 IMPORTNT NOTIE FOR TI REFERENE ESIGNS Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ( uyers ) who are developing systems that incorporate TI semiconductor products (also referred to herein as components ). uyer understands and agrees that uyer remains responsible for using its independent analysis, evaluation and judgment in designing uyer s systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs. uyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LIENSE, EXPRESS OR IMPLIE, Y ESTOPPEL OR OTHERWISE TO NY OTHER TI INTELLETUL PROPERTY RIGHT, N NO LIENSE TO NY THIR PRTY TEHNOLOGY OR INTELLETUL PROPERTY RIGHT, IS GRNTE HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI REFERENE ESIGNS RE PROVIE "S IS". TI MKES NO WRRNTIES OR REPRESENTTIONS WITH REGR TO THE REFERENE ESIGNS OR USE THE REFERENE ESIGNS, EXPRESS, IMPLIE OR STTUTORY, INLUING URY OR OMPLETENESS. TI ISLIMS NY WRRNTY TITLE N NY IMPLIE WRRNTIES MERHNTILITY, FITNESS FOR PRTIULR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, N NON-INFRINGEMENT NY THIR PRTY INTELLETUL PROPERTY RIGHTS WITH REGR TO TI REFERENE ESIGNS OR USE THERE. TI SHLL NOT E LILE FOR N SHLL NOT EFEN OR INEMNIFY UYERS GINST NY THIR PRTY INFRINGEMENT LIM THT RELTES TO OR IS SE ON OMINTION OMPONENTS PROVIE IN TI REFERENE ESIGN. IN NO EVENT SHLL TI E LILE FOR NY TUL, SPEIL, INIENTL, ONSEQUENTIL OR INIRET MGES, HOWEVER USE, ON NY THEORY LIILITY N WHETHER OR NOT TI HS EEN VISE THE POSSIILITY SUH MGES, RISING IN NY WY OUT TI REFERENE ESIGNS OR UYER S USE TI REFERENE ESIGNS. TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JES, latest issue, and to discontinue any product or service per JES, latest issue. uyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ll semiconductor products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of uyers products. uyers are responsible for their products and applications using TI components. To minimize the risks associated with uyers products and applications, uyers should provide adequate design and operating safeguards. Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. uyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. uyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. uyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in uyer s safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in F lass III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. uyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at uyer's risk, and uyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS99 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS99.IMPORTNT NOTIE Mailing ddress: Texas Instruments, Post Office ox 0, allas, Texas opyright 0, Texas Instruments Incorporated

NOTES, UNLESS OTHERWISE SPECIFIED:

NOTES, UNLESS OTHERWISE SPECIFIED: NOTES, UNLESS OTHERWISE SPEIFIE:. The netname "M_PPV" represents connection to the +.V digital power plane.. The symbol represents connection to the digital ground plane.. "Z" suffix on a signal name indicates