MC14514B, MC14515B. 4 Bit Transparent Latch / 4 to 16 Line Decoder

Transcription

1 MC454B, MC45B 4Bit Traparent Latch / 4to6 Line Decoder The MC454B and MC45B are two output optio of a 4 to 6 line decoder with latched inputs. The MC454B (output active high option) presents a logical at the selected output, whereas the MC45B (output active low option) presents a logical 0 at the selected output. The latches are RS type flipflops which hold the last input data presented prior to the strobe traition from to 0. These high and low optio of a 4bit latch / 4 to 6 line decoder are cotructed with Nchannel and Pchannel enhancement mode devices in a single monolithic structure. The latches are RS type flipflops and data is admitted upon a signal incident at the strobe input, decoded, and presented at the output. These complementary circuits find primary use in decoding applicatio where low power dissipation and/or high noise immunity is desired. PDIP P SUFFIX CASE 709 MARKING DIAGRAMS MC45xxBCP AWLYYWWG Features Supply Voltage Range = 3.0 to 8 Capable of Driving Two Lowpower TTL Loads or One Lowpower Schottky TTL Load the Rated Temperature Range PbFree Packages are Available* SOIC DW SUFFIX CASE 75E MC45xxB AWLYYWWG MAXIMUM RATINGS (Voltages Referenced to ) Parameter Symbol Value Unit DC Supply Voltage Range 0.5 to +8.0 V Input or Output Voltage Range (DC or Traient) V in, V out 0.5 to +0.5 V xx = 4 or A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G = PbFree Package Input or Output Current (DC or Traient) per Pin I in, I out ± ma PIN ASSIGNMENT Power Dissipation per Package (Note ) P D 500 mw Ambient Temperature Range T A 55 to +25 C Storage Temperature Range T stg 65 to +0 C Lead Temperature (8Second Soldering) T L 260 C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditio is not implied. Extended exposure to stresses above the Recommended Operating Conditio may affect device reliability.. Temperature Derating: Plastic P and D/DW Packages: 7.0 mw/ C From 65 C To 25 C This device contai protection circuitry to guard agait damage due to high static voltages or electric fields. However, precautio must be taken to avoid applicatio of any voltage higher than maximum rated voltages to this highimpedance circuit. For proper operation, V in and V out should be cotrained to the range (V in or V out ). Unused inputs must always be tied to an appropriate logic voltage level (e.g., either or ). Unused outputs must be left open. ST D S7 S6 S5 S4 S3 S S INH S S S8 S9 S4 S S2 S3 *For additional information on our PbFree strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ORDERING INFORMATION See detailed ordering and shipping information in the package dimeio section on page 2 of this data sheet. Semiconductor Components Industries, LLC, 2006 June, 2006 Rev. 6 Publication Order Number: MC454B/D

2 MC454B, MC45B BLOCK DIAGRAM DECODE TRUTH TABLE (Strobe = )* DATA DATA 2 DATA 3 DATA 4 STROBE INHIBIT = PIN = PIN 2 TRANSPARENT LATCH 9 S S2 S3 8 S4 7 A 6 S5 5 S6 B S7 4 4 TO 6 C 8 DECODER S8 S9 7 D 20 S 9 4 S S2 S3 S4 S 3 6 Data Inputs Selected Output MC454 = Logic Inhibit D C B A MC45 = Logic S S S S S S6 0 0 S S S S 0 0 S S2 0 0 S3 0 0 S4 0 S X X X X All Outputs = 0, MC454 All Outputs =, MC45 X = Don t Care *Strobe = 0, Data is latched ORDERING INFORMATION MC454BCP MC454BCPG Device Package Shipping PDIP PDIP (PbFree) Units / Rail MC454BDW SOIC 30 Units / Rail MC454BDWR2 MC454BDWR2G MC45BCP MC45BCPG SOIC SOIC (PbFree) PDIP PDIP (PbFree) 00 / Tape & Reel Units / Rail MC45BDW SOIC 30 Units / Rail MC45BDWR2 SOIC MC45BDWR2G SOIC (PbFree) 00 / Tape & Reel For information on tape and reel specificatio, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specificatio Brochure, BRD80/D. 2

3 MC454B, MC45B ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ELECTRICAL CHARACTERISTICS (Voltages Referenced to ) Characteristic Output Voltage 0 Level V in = or 0 V in = 0 or Level Input Voltage 0 Level (V O = 4.5 or 0.5 ) (V O = 9.0 or.0 ) (V O = 3.5 or.5 ) Level (V O = 0.5 or 4.5 ) (V O =.0 or 9.0 ) (V O =.5 or 3.5 ) Output Drive Current (V OH = 2.5 ) Source (V OH = 4.6 ) (V OH = 9.5 ) (V OH = 3.5 ) (V OL = 0.4 ) Sink (V OL = 0.5 ) (V OL =.5 ) Symbol V OL V OH V IL V IH I OH I OL 55 C 25 C 25 C Min Max Min Typ (Note 2) Max Min Max Input Current I in ± 0. ± ± 0. ±.0 Adc Input Capacitance (V in = 0) C in 7.5 pf uiescent Current (Per Package) I DD Total Supply Current (Note 3, 4) (Dynamic plus uiescent, Per Package) ( = 50 pf on all outputs, all buffers switching) I TL I T = (.35 A/kHz) f + I DD I T = (2.70 A/kHz) f + I DD I T = (4.05 A/kHz) f + I DD 2. Data labelled Typ is not to be used for design purposes but is intended as an indication of the IC s potential performance. 3. The formulas given are for the typical characteristics only at 25 C. 4. To calculate total supply current at loads other than 50 pf: I T ( ) = I T (50 pf) + ( 50) Vfk where: I T is in A (per package), in pf, V = ( ) in volts, f in khz is input frequency, and k = Unit madc madc Adc Adc 3

4 MC454B, MC45B ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ SWITCHING CHARACTERISTICS (Note 5) ( = 50 pf, T A = 25 C) All Types Characteristic Symbol Min Typ (Note 6) Max Unit Output Rise Time t TLH = (3.0 /pf) + 30 t TLH = (.5 /pf) + t TLH = (. /pf) + t TLH Output Fall Time t THL = (.5 /pf) + 25 t THL = (0.75 /pf) t THL = (0.55 /pf) t THL Propagation Delay Time; Data, Strobe to S t PLH, t PHL = (.7 /pf) t PLH, t PHL = (0.86 /pf) + 92 t PLH, t PHL = (0.5 /pf) + 25 t PLH, t PHL Inhibit Propagation Delay Times t PLH, t PHL = (.7 /pf) + 3 t PLH, t PHL = (0.66 /pf) + 7 t PLH, t PHL = (0.5 /pf) + 75 t PLH, t PHL su Hold Time Strobe to Data t h WH 5. The formulas given are for the typical characteristics only at 25 C. 6. Data labelled Typ is not to be used for design purposes but is intended as an indication of the IC s potential performance V DS For MC454B. For Pchannel: Inhibit =. and D cotitute. binary code for output. under test. 2. For Nchannel: Inhibit = STROBE INHIBIT D S S2 S3 S4 S5 S6 S7 S8 S9 S S S2 S3 S4 S I D EXTERNAL POWER SUPPLY For MC45B. For Pchannel: Inhibit = 2. For Nchannel: Inhibit = 2. and D cotitute binary 2. code for output under test. Figure. Drain Characteristics Test Circuit 4

5 MC454B, MC45B PULSE GENERATOR I D D STROBE INHIBIT S 500 F 0.0 F CERAMIC V in % % 2 Figure 2. Dynamic Power Dissipation Test Circuit and Waveform PROGRAMMABLE PULSE GENERATOR STROBE INHIBIT D S OUTPUT OUTPUT S INPUT OUTPUT t PLH % t TLH 90% 50% 20 90% 50% % t THL t PHL S OUTPUT S t TLH t THL Figure 3. Switching Time Test Circuit and Waveforms 5

6 MC454B, MC45B DATA 2 DATA 2 3 DATA 3 2 DATA 4 22 STROBE INHIBIT 23 S R S R S R S R A B C D LOGIC DIAGRAM IN MC45B ONLY ABC D A BCD A B CD A BCD ABC D A BCD A B CD A BCD 9 S S2 8 S3 7 S4 6 S5 5 S6 4 S7 8 S8 7 S9 20 S 9 S 4 S2 3 S3 6 S4 S 6

7 MC454B, MC45B COMPLEX DATA ROUTING Two MC452 eightchannel data selectors are used here with the MC454B fourbit latch/decoder to effect a complex data routing system. A total of 6 inputs from data registers are selected and traferred via a 3state data bus to a data distributor for rearrangement and entry into 6 output registers. In this way sequential data can be rerouted or intermixed according to patter determined by data select and distribution inputs. Data is placed into the routing scheme via the eight inputs on both MC452 data selectors. One register is assigned to each input. The signals on A0, A, and A2 choose one of eight inputs for trafer out to the 3state data bus. A fourth signal, labelled Dis, disables one of the MC452 selectors, assuring trafer of data from only one register. In addition to a choice of input registers, thru 6, the rate of trafer of the sequential information can also be varied. That is, if the MC452 were addressed at a rate that is eight times faster then the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for trafer to the data bus. Therefore, all of the most significant bits from all of the registers can be traferred to the data bus before the next most significant bit is presented for trafer by the input registers. Information from the 3state bus is redistributed by the MC454B fourbit latch/decoder. Using the fourbit address, D thru, the information on the inhibit line can be traferred to the addressed output line to the desired output registers, A thru P. This distribution of data bits to the output registers can be made in many complex patter. For example, all of the most significant bits from the input registers can be routed into output register A, all of the next most significant bits into register B, etc. In this way horizontal, vertical, or other methods of data slicing can be implemented. DATA ROUTING SYSTEM INPUT REGISTERS DATA TRANSFER 3STATE DATA BUS DATA DISTRIBUTION OUTPUT REGISTERS DATA SELECT REGISTER REGISTER 8 REGISTER 9 REGISTER 6 D0 D D5 D6 DIS MC452 D7 A0 A A2 A0 A A2 D0 D D5 D6 D7 DIS MC452 D STROBE S S2 S3 S4 S5 S6 S7 S8 S9 S S S2 S3 INHIBIT S4 S MC454B REGISTER A REGISTER P 7

8 MC454B, MC45B PACKAGE DIMENSIONS PDIP CASE ISSUE D 3 2 B L J NOTES:. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.0) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4. CONTROLLING DIMENSION: INCH. H G F A D N K SEATING PLANE C M INCHES MILLIMETERS DIM MIN MAX MIN MAX A B C D F G 0.0 BSC 2.54 BSC H J K L BSC. BSC M 0 0 N SOIC CASE 75E04 ISSUE E A 3 B 2 2X P 0.0 (0.25) M B M NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0. (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.3 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. T SEATING PLANE X D 0.0 (0.25) M T A S B S 22X G C K J F M R X 45 MILLIMETERS INCHES DIM MIN MAX MIN MAX A B C D F G.27 BSC 0 BSC J K M P R ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, coequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specificatio can and do vary in different applicatio and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any licee under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applicatio intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless agait all claims, costs, damages, and expees, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 8027 USA Phone: or Toll Free USA/Canada Fax: or Toll Free USA/Canada orderlit@oemi.com N. American Technical Support: Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: Japan Customer Focus Center Phone: ON Semiconductor Website: Order Literature: For additional information, please contact your local Sales Representative MC454B/D