EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
|
|
- Lester O’Brien’
- 5 years ago
- Views:
Transcription
1 P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00
2 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using Multiple igital IO Modules.... Software rivers or igital Module.... igital IO Module onnectors m Outputs..... I PIO Outputs (m)..... I PIO Inputs (unprotected)..... Protected igital Inputs..... Location Of Module Jumpers nd onnectors.... etailed Notes On onfiguring The IO Module or Use..... IO ompatibility..... ontrolling The IO igital I/O Module..... igital Outputs..... igital Inputs..... Mapping Of PU Peripheral Pins To The igital Module.... Setting The Jumpers nd Solder ridges.... igital IO Module Jumper Settings... lectrocomponents plc Page
3 P-M-IO Manual. igital IO Module The digital module provides a means to apply digital signals to the M and drive world devices from it. There are input channels with overvoltage protection and optional pull-ups, plus another TTL inputs accessible only via I. outputs are present each with a current drive capability of 00m, plus another, m logic outputs. The first inputs and outputs are derived from the M (where possible), although the protected input stages and high-current output stages can be connected to the I IO expander also. The input I ports can generate an interrupt request. This is disabled by default as it could result in a high PU interrupt loading. n R colour L may be fitted for experimental purposes. igital Outputs The 00m outputs are simple low-side drives and are in the O state at power-up. They are designed to drive relays and solenoids and in fact can sink up to but the user may need to attach a mini-heatsink to the driver I if high duty ratios are expected. It is up to the user to program the digital output pins of the PU to a logic to turn the outputs on. There is a net inversion through the drivers so that a logic at the PU output pin will result in a low (i.e. current sink enabled) at the output connector. The user is provided with a software suite of drivers to allow the pins of the IO module to be controlled both by I and also via direct port manipulation of the MU s IO pins. ll of the Ms provided by itex provide software support for the igital IO Module epending on the PU module being used, not all of the inputs and outputs can be controlled independently. This is due to a potential shortage of IO pins on the PU itself. In such cases, the duplicated or unavailable channels should be routed to one of the two I PIO devices to make up the shortfall.. Using Multiple igital IO Modules Up to igital IO Modules may be fitted to a single baseboard ( if no PU is fitted). Typically, the first module would make use of the PU module s own port pins. Other modules would rely on the I PIO devices for their connection to the PU. The full I slave address variations is available to all these devices (via solder links on the M). The user must make sure that there are no conflicts on IO pins on the backplane when more than one module is fitted. lternatively, all digital IO modules could use I, freeing up PU pins for other purposes. Where a second P baseboard is available, the I_N_0 I bus can be used to connect further digital IO modules.. Software rivers or igital Module The module has two I PIO devices, both of which require special software drivers to access. These are provided for each of the PU Modules. The software allows for control from both I bus commands and also via direct port control from the PU. lectrocomponents plc Page
4 P-M-IO Manual. igital IO Module onnectors.. 00m Outputs X0 escription X0 escription O0 output O output O output O output O output O0 output O output O output O output 0 O 00m output O output O 00m output O output O 00m output O output O 00m output O_L logic output O_L logic output O_L logic output 0 O 00m output PU Vcc V PU Vcc +V Note: lthough the outputs O0 O are rated at mp you should take care that the maximum total ULN00 power dissipation is not exceeded... I PIO Outputs (m) X0 escription X0 escription PIO OUT_P00 PIO OUT_P0 PIO OUT_P0 PIO OUT_P PIO OUT_P0 PIO OUT_P PIO OUT_P0 PIO OUT_P PIO OUT_P0 0 PIO OUT_P PIO OUT_P0 PIO OUT_P PIO OUT_P0 PIO OUT_P PIO OUT_P0 PIO OUT_ PU Vcc +V +V 0 S lectrocomponents plc Page
5 P-M-IO Manual.. I PIO Inputs (unprotected) X0 escription X0 escription PIO IN_P00 PIO IN_P0 PIO IN_P0 PIO IN_P PIO IN_P0 PIO IN_P PIO IN_P0 PIO IN_P PIO IN_P0 0 PIO IN_P PIO IN_P0 PIO IN_P PIO IN_P0 PIO IN_P PIO IN_P0 PIO IN_P PU Vcc +V +V 0 S.. Protected igital Inputs X0 escription X0 escription I0 input I input I input I input I input I0 input I input I input I input 0 I input I input I input I input I input I input I input PU Vcc +V +V 0 S lectrocomponents plc Page
6 P-M-IO Manual.. Location Of Module Jumpers nd onnectors Top View ottom View lectrocomponents plc Page
7 P-M-IO Manual. etailed Notes On onfiguring The IO Module or Use.. IO ompatibility The IO module has been designed as a universal module which can accept any processor modules designed for the P system. s such it is important to note that there are a few limitations which the user needs to be aware of. You must check that the IO is correctly configured for your PU before fitting it to the P baseboard!.. ontrolling The IO igital I/O Module This module can be controlled by the PU in several ways. On board the module are two independent serial I/O latch devices. ach of these devices has an input mode and an output mode function. The P has been designed such that one device is dedicated to output mode and the other device is dedicated for input mode. The chip used is the NXP P device. The P device can be controlled via the I0 channel on the PU via the back plane. This I0 channel is referred to as the NTRL I channel on the aseboard. ach of the two P devices has its own unique I address to communicate on... igital Outputs The P device can be used to output data, the raw logic level output signals for this are referred to as OUT_P0(x) and OUT_P(x) where x = 0 to. These signals are available to probe on connector X0, and there are logic level outputs in total. These raw logic level outputs can be fed into a high current arlington driver of the type ULN00. This however is a board option and the user has to configure the board to do this via a series of solder bridges. These bridges are 0-0 and 0-0. heck the board to ensure they are configured how you want them. The arlington drive output from the ULN00 appears on another connector X0, as signal O(y) where y = 0 to. Note the output drive of O(0)-O() is double that of O()-O(), due to the way the hardware has been implemented. The PU also has some direct I/O capability and this feature is bought out onto the aseboard. The igital I/O Module has access to these signals and the user can use these rather than the signals produced by the I P digital latches. On the igital I/O Module these signals are referred to as P_O(y) where y = 0 to. The mapping between the PU s port pins and the Output on the 0(y) pins is given later... igital Inputs The igital I/O Module can also read in external input signals via an input buffer. The real world signals are referred to as I(y) where y = 0 to. Signals I(0) to I() have an input protection stage and hex Schmitt trigger inverting buffer input whilst signals I() to I() have a different input protection arrangement. There are no buffers or inversion of these signals. The input signals after the protection stage can be routed via jumper links to either the serial input latches or to the STR MU I/O pins. Jumpers J00 and J0 provide routing for inputs I(0) to I() whilst input I() to I() have no routing capability and are fed directly into one of the P serial latch device. The signals which are passed into the latches are referred to as IN_P0(x) and IN_P(x) where x = 0 to, whilst the signals which pass directly into the MU pins are referred to as P_I(z) where z=0 to. lectrocomponents plc Page
8 P-M-IO Manual There is no problems at all when the devices are configured as serial latch input device, although it s worth noting that the same logic level when presented to I(0) to I() will read differently when presented to I() to I(). This is because the I(0) to I() inputs have the Schmitt inverter in series with them. When the link options are organised for direct input digital reading it s worth noting that there may be a share conflict with other modules that may require these I/O pins as output pins... Mapping Of PU Peripheral Pins To The igital Module The mapping of the various PU modules to the backplane is different for each PU Module. This means the digital IO Module appears slightly differently for each M that is fitted. n example of the mapping is shown below for two PU modules. The provided software allows for easy reading and writing of values to the igital IO Module. The software is different for each ommand Module. X Pin llocation STR Pin llocation P M IO llocation Vcc to Vcc V or V, Vcc V or V, supplied by M supplied by M P. P. IRQ_PIO_I N0 INT P. P. IRQ_PIO_NTRL I INT P./IO P.0 P_O P./IO P. P_O P./IO P. P_O P./IO P. P_O P./IO P. P_O P./IO P. P_O P./IO P. P_O P.0/0IO P.0 P_O P./IO P. P_O P./IO P. P_O P./IO P. P_O 0 P./IO P. P_O0 0 P./IO P. P_O P./IO P.0 P_O0 P. P. P_I igital igital igital Vcc V from reg V from baseboard V from baseboard regulator regulator Vcc V from reg V from baseboard V from baseboard regulator regulator V Power V Power V Power V Power V Power V Power +V +V +V +V +V +V lectrocomponents plc Page
9 P-M-IO Manual X Pin llocation STR Pin llocation P M IO llocation Vcc to Vcc V or V, Vcc V or V, supplied by M supplied by M P./IO P.0 N P./IO P0. P_O P./IO P. P_O P.0/IO P. P_O P./IO P. P_O P./IO P. P_O P./IO P. P_I P./IO P. P_I P./IO P. P_I P./IO P. P_I P./IO P. P_I P./IO P. P_I P./0IO P. (PY disabled) P_I P./IO (S00 INT) P.0 P_I PL./IO P0. (PY disabled) P_I0 PL./IO P0. (PY disabled) P_I P.0/IO P0. (PY disabled) P_I0 igital igital igital Vcc V from reg V from baseboard V from baseboard regulator regulator Vcc V from reg V from baseboard V from baseboard regulator regulator V Power V Power V Power V Power V Power V Power +V +V +V +V +V +V X Pin llocation STR Pin llocation P M IO llocation Vcc V from reg Vcc V from reg Vcc V from reg Vcc V or V, supplied by PU Vcc V or V, supplied by PU Vcc V or V, supplied by PU Vcc V from reg Vcc V from reg Vcc V from reg SL P.0 PON. S P. PON. SL P. PON. S P. PON. igital igital igital Note: The shaded signals are not available with certain PU modules. These inputs and outputs are recommended to be connected to the appropriate I PIO device rather than relying on the PU s own port pins.. Setting The Jumpers nd Solder ridges To make the igital I/O Module compatible with direct MU drive from the I/O pins the solder jumpers mentioned above, 0-0 and 0-0 need to be set accordingly. This means the user has the option to drive the output directly from the MU s or via the P serial latch depending on the jumper options. In terms of compatibility with other modules it is worth noting that the STR has on board. These channels are on Port, so there is a potentially conflicting situation when used with the nalogue Module. I.e. The analogue module will present analogue values to Port whilst Port is trying to drive lectrocomponents plc Page
10 P-M-IO Manual the igital Module outputs. It is therefore prudent to reserve the Port pins for analogue input whilst using the Port pins for digital output. This means having some idea of what MU system resources you will require in your design and modifying both the source code and the hardware to suite. The low level hardware drivers may therefore need to be modified when mixing modules to avoid this potential conflict. The igital I/O Module can also read in external input signals via an input buffer. The real world signals are referred to as I(y) where y = 0 to. Signals I(0) to I() have an input protection stage and hex Schmitt trigger inverting buffer input whilst signals I() to I() have a different input protection arrangement. There are no buffers or inversion of these signals. The input signals after the protection stage can be routed via jumper links to either the serial input latches or to the STR MU I/O pins. Jumpers J00 and J0 provide routing for inputs I(0) to I() whilst input I() to I() have no routing capability and are fed directly into one of the P serial latch device. The signals which are passed into the latches are referred to as IN_P0(x) and IN_P(x) where x = 0 to, whilst the signals which pass directly into the MU pins are referred to as P_I(z) where z=0 to. There is no problems at all when the devices are configured as serial latch input device, although it s worth noting that the same logic level when presented to I(0) to I() will read differently when presented to I() to I(). This is because the I(0) to I() inputs have the Schmitt inverter in series with them. When the link options are organised for direct input digital reading it s worth noting that there may be a share conflict with other modules that may require these I/O pins as output pins. lectrocomponents plc Page 0
11 P-M-IO Manual. igital IO Module Jumper Settings efore fitting the IO module to your P baseboard, you must configure the jumpers and solder bridges to suit the PU module you are intending to use. The possible settings are given in the following table. Jumper Type Purpose efault State efault 00 ut & Solder Set operating voltage of I PIO devices Use PU's Vcc - 0 ut & Solder Select which I channel interrupt to use with both I PIO devices I_TRL INT - 0 ut & Solder Set address bit 0 for U00 (input) I PIO device 0=0-0 ut & Solder Set address bit for U00 (input) I PIO device = - 0 ut & Solder Set address bit for U00 (input) I PIO device =0-0 ut & Solder Set address bit 0 for U0 (output) I PIO device 0= - 0 ut & Solder Set address bit for U0 (output) I PIO device = - 0 ut & Solder Set address bit for U0 (output) I PIO device =0-0 ut & Solder Select I_TRL bus or I N0 bus I_TRL - 0 ut & Solder Select I_TRL bus or I N0 bus I_TRL - 0 Solder ypass P0 Not ypassed Open Solder ypass P0 Not ypassed Open Solder onnect blue L in R array to O0 Not connected Open Solder onnect green L in R array to O0 Not connected Open Solder onnect red L in R array to O0 Not connected Open 00 ut Pull up I0 digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I digital input to IO module Pulled-up losed 0 ut Pull up I0 digital input to IO module Pulled-up losed ut Pull up I digital input to IO module Pulled-up losed ut Pull up I digital input to IO module Pulled-up losed ut Pull up I digital input to IO module Pulled-up losed ut Pull up I digital input to IO module Pulled-up losed ut Pull up I digital input to IO module Pulled-up losed = PU output option may not be available with all P PU modules lectrocomponents plc Page
12 P-M-IO Manual Jumpe r Type Purpose efault State efaul t 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - 0 ut & onnect ULN00 input to either PU output pin or U0 I PIO PU output - J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J00 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Use PU - input J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open J0 Jumper Route I0 input to PU digital input pin via P or to I PIO U00 Not fitted Open = PU output option may not be available with all P PU modules lectrocomponents plc Page
13 P-M-IO Manual IO igital I/O Module Inputs to RS P ackplane X0 igital Input onnector VM0_PIO VM_PIO VM_PIO_P VM_PIO VM_PIO VM_PIO VM_PIO VM_PIO VM_PIO VM_PIO VM0_PIO_SO_TS J00 J00 J00 J00 J00 J00 J0 J0 J0 J0 J0 0 0 I(0) I() I() I() I() I() I() I() I() I() I(0) IRQ_PIO_I_INT J0 I() IRQ_PIO_NTRL_I_INT IRQ_PIO_I_N0_INT 0 I() I() I() I() 0 NTRL I I N0 0 I ata I LK I I(0) I() can be read via I or via backplane by the MU I() I() can only be read via I. Mapping id summary of igital Input jumpers and IO configuration You can see from this diagram that inputs I(0) to I() provide the digital input pins to the system. The processed inputs are then made available on the backplane via the link options marked above as a diamond. If the inputs are required to be read via the I bus then the link can be set differently. I() to I() can only be read via the back plane and no I read option is available to them. The I interface can be selected as either NTRL_I, which is the main I bus within the RS-P system or via the I_N0 bus which is usually provided as the user own I independent I bus. Not all Ms have two I channels so the default is usually NTRL_I. Software drivers are provided for all the Ms to talk to the igital IO Modules over the I protocol. The I device can generate an interrupt if required. The user can select this interrupt source via the link options shown above. lectrocomponents plc Page
14 P-M-IO Manual IO igital I/O Module Outputs to RS P ackplane X0 igital Output onnector V0_PIO0 V_PIO V_PIO V_PIO V_PIO V_PIO0 V_PIO V_PIO V_PIO V0_PIO V_PIO0 V_PIO O(0) O() O() O() O() O() O() O() O() O() O(0) O() V_PIO V_PIO V_PIO V_PIO O() O() O() O() V_PIO V_PIO V_PIO NTRL I I N0 0 0 I ata I LK I 0 O() O() O() X00 Terminal X00 V O(0) O() are arlington outputs, controlled by either I or direct MU control O() O() are MU logic level outputs controlled only by direct MU Mapping id summary of igital Output jumpers and IO configuration s you can see from the diagram above the igital IO Module can be fed with output data either directly from the back plane signals V0 to V or via I packets from the I buses. The user can select which of these two he wishes to use via the link options shown in the diamonds above. The diagram shows the same I bus interface which can be selected to be the same as the input module. i.e. NTRL_I or I_N0 Note also the large X00 ground terminal which can be used to terminate large high current switching loads. s the backplane connections are only rated for up to, for higher current loads the user should connect the high side load to the IO pin and use the X00 ground terminal for the return current from the load. Software drivers are provided for each M to talk directly to the igital IO Outputs both by I and also by direct MU port control. lectrocomponents plc Page
15 0 P igital I/O Module RS-P-IO- [] ontents [] onnectors [] I to bit us; Ls [] Input Protection [] Output rivers (Part ) [] Output rivers (Part ) Rev. ate Name r hitex VLOPMNT TOOLS Title ontents This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating oard this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. ile modified :0:00 RS-P-IO- 0 Sheet 0 of 0
16 0, OUT_P0 +V O O[0] O[] O[] O[] O[] O[] O[] O[] O_L O_L OUT_P0[0] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] P_V IN_P0 +V +V IN_P0[0] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] I[0] I[] I[] I[] I[] I[] I[] I[] X0 X0 0 0 S*0/,/TSM 0 0 S*0/,/TSM X0 X0 0 0 S*/./SM 0 0 S*0/,/TSM O[] O[] O[0] O[] O[] O[] O[] O[] O_L O[] OUT_P[0] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] IN_P[0] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] I[] I[] I[0] I[] I[] I[] I[] I[] +V IN_P +.V I +.V OUT_P +.V,, (Vcc supplied by M) (.V from baseboard regulator) (V from baseboard regulator) (igital ) (+V ) (+V ) X PON. P_I PON. 0 P_I[0] P_I[] P_I[] P_I 0 P_O 0 P_O[0] P_I[] P_O[] P_I[] P_O[] P_I[] P_O[] P_I[] P_O[] 0 P_I[] P_O[] P_I[] P_O[] P_I[] P_O[] P_I[] P_O P_O[] P_O[] 0 P_O[] P_O[0] P_O[] P_O[] P_O[] P_O[] P_O[] P_O[] P_O[] 0 P_I[0] V +.V +V 0 +V (igital ) +V +V (+V ) +V +V (+V ) PV PV PV 0 PV S*0/S/MP (Vcc supplied by M) (.V from baseboard regulator) (V from baseboard regulator) Rev. ate Name r (igital ) PON. PON. PON. PON. (Vcc supplied by M) (.V from baseboard regulator) +.V (V from baseboard regulator) +V (igital ) hitex VLOPMNT TOOLS This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. Title oard onnectors (Vcc supplied by M) +.V (.V from baseboard regulator) +V (V from baseboard regulator) (igital ) RS-P-IO- ile modified :0:00 0, X0 S*0/S/MP (igital ) Sheet 0 of 0
17 0 +V 00 P_V PON. PON. PON. PON V U0 0 00n VR VR S SL P0P 0 N S SL P_V R 0K R K R K, IN_P0 PON. PON. IN_P0[0] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] OUT_P0[0] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] N.M. 0 R00 0K P_V 00 00n *00R R00 *00R R0 P_V 0 00n *00R R0 *00R R0 V VSS 0 U0 INT_N S SL P00 P0 P0 P0 P0 P0 P0 P0 U00 V VSS 0 INT_N S SL P00 P0 P0 P0 P0 P0 P0 P0 0 PTS 0 PTS P0 P P P P P P 0 P P0 P P P P P P 0 P P_V 0 0 0,, *00R R0 *00R R0 P_V *00R R0 *00R R0 IN_P IN_P[0] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] IN_P[] OUT_P[0] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] OUT_P, +V OUT_P0, O[0] 00 R R O[] O[] P V R R R 0R SURK L_R_ O Rev. ate Name r hitex I to bit us; VLOPMNT TOOLS Ls Title This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating oard this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. ile modified :0:00 RS-P-IO- 0 Sheet 0 of 0
18 0 V00 V0 V0 V0 V0 V0 N N N N N N I I[0] I[] I[] I[] I[] I[] R *K K R0 0 0 K R 0 *0K R0 0K R0 0K R n, U00 Y Y Y Y 0 Y Y PW P_I P_I[0] P_I[] P_I[] P_I[] P_I[] P_I[] J00 0 S*/,/TSM IN_P0[0] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0[] IN_P0 V N V N V N N V I[] I[] I[] I[] I[0] I[] 0 K R V N N V R K 0 N V N V N V N V R *K ZMV V0 *0K R0 0K R 0K R V0 ZMV V0 ZMV V0 ZMV V0 ZMV 0 00n V ZMV U0 Y Y Y Y 0 Y Y PW P_I[] P_I[] P_I[] P_I[] P_I[0] P_I[] 0 J0 S*/,/TSM IN_P0[] IN_P0[] IN_P[0] IN_P[] IN_P[] IN_P[] IN_P I I[] I[] I[] I[] R0 *K R0 *0K ZMV V V ZMV ZMV V0 ZMV V R R R R 0R 0R 0R 0R n 0 n 0 n 0 n 0 IN_P[] IN_P[] IN_P[] IN_P[] IN_P V ZMV ZMV V ZMV V0 ZMV V ZMV V ZMV V Rev. ate Name r hitex VLOPMNT TOOLS Title Input Protection This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating oard this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. ile modified :0:00 RS-P-IO- 0 Sheet 0 of 0
19 0 O0-L O-L O-L O-L P_O OUT_P0 R00 *K +V U0 OM O, P_O[0] P_O[] P_O[] P_O[] OUT_P0[0] OUT_P0[] OUT_P0[] OUT_P0[] V O[0] O[] O[] 0 O[] ULN00 O-L O-L O-L O-L +V R0 *K U0 OM P_O[] P_O[] P_O[] P_O[] OUT_P0[] OUT_P0[] OUT_P0[] OUT_P0[] V 0 ULN00 O[] O[] O[] NN X00 0 PV, LM.//0 V Rev. ate Name r hitex VLOPMNT TOOLS This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. Title oard Output rivers (Part ) RS-P-IO- ile modified :0:00 0 Sheet 0 of 0
20 0 O-L O-L O0-L O-L +V, P_O P_O[] P_O[] P_O[0] OUT_P[0] OUT_P[] OUT_P[] OUT_P R00 *K NN U0 OM ULN00 V 0 O[] O[] O[] O[0] O P_O[] 0 OUT_P[] O-L O-L O-L O-L +V P_O[] P_O[] P_O[] P_O[] OUT_P[] OUT_P[] OUT_P[] OUT_P[] R0 *K U0 OM V 0 ULN00 O[0] O[] O[] O[] O[] O[] K0 R K0 R K0 R P_O P_O[] P_O[] P_O[] R0 R R 00R 00R 00R O_L O_L O_L Rev. ate Name r hitex VLOPMNT TOOLS This document may not be passed on, duplicated or its contents utilized, unless expressly permitted. Violating this stipulation will result in the liability to pay damages. ll rights reserved in case of a patent registration or registered design. Title oard Output rivers (Part ) RS-P-IO- ile modified :0:00 0 Sheet 0 of 0
21 ssembly Plan Top R0 0 X0 X0 S*0/,/TSM S*0/,/TSM *K X00 N V N V N V V N S*/,/TSM LM.// R00 0 R0 0 R00 0 R0 *K *K *K *K S*/,/TSM J00 J0 U0 ULN00 ULN00 U0 U0 ULN00 ULN00 U0 L_R_ R R S*0/,/TSM X0 X0 S*/./SM 00 R 0R R R O0-L O-L O-L O-L O-L O-L O-L O-L O-L O-L O0-L O-L O-L O-L O-L O-L irectory Module Status ate / Name : : : : P Modules RS-P-IO / r Variant : -- ocument : PL Usage : external Page : / itex evelopment Tools
22 ssembly Plan ottom V0 V U0 ZMV N 0 R0 U00 PTS *00R *00R K 0 R0 R0 *00R *00R K0 R0 R R R0 00R ZMV R R V 00 N R K0 V0 n R 0 K0 V0 00R N R X0 S*0/S/MP 0 PW 0 R0 I J K *0K L M N O P W X Q R S T U V 0K 00R R 0K U00 U0 PW N *00R *00R PTS N V00 N V0 N V0 *K R00 N V R0 *K Y Z N V N K V R N R00 R0 R0 0 V *00R *00R *0K n *0K R0 R0 R0 0 R V K 0 0 0K R V0 N 0 U0 P0P 0 X00 S*0/S/MP : V0 ZMV : V0 ZMV : V0 ZMV : V0 ZMV : R0 0K : R0 0K : R K : R0 K I: R 0R J: R 0R K: 0 n L: 0 n M: R 0R N: R 0R O: V ZMV P: V0 ZMV Q: V ZMV R: V ZMV S: V ZMV T: V ZMV U: V ZMV V: V0 ZMV W: V ZMV X: V ZMV Y: R K Z: R K ll capacitors without value indication: 00n irectory Module Status ate / Name : : : : P Modules RS-P-IO / r Variant : -- ocument : PL Usage : external Page : / itex evelopment Tools
P300. Technical Manual
+ I/Os, solenoid drivers Technical Manual icasso venue, avis, C, US Tel: -- Fax: -- Email: sales@tern.com http://www.tern.com COYRIHT, i-engine, -Engine, R-Engine and CTF are trademarks of TERN, Inc. mes
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationPI4GTL bit bidirectional low voltage translator
Features 2-bit bidirectional translator Less than 1.5 ns maximum propagation delay to accommodate Standard mode and Fast mode I2Cbus devices and multiple masters Allows voltage level translation between
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More informationVFD- RoHS Compliant M0116MY-161LSBR2-1. User s Guide. (Vacuum Fluorescent Display Module) For product support, contact
User s Guide M0116MY-161LSBR2-1 VF- RoHS Compliant (Vacuum Fluorescent isplay Module) For product support, contact Newhaven isplay International 2511 Technology rive, #101 Elgin, IL 60124 Tel: (847) 844-8795
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationPower supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs
VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET
More informationP300. Technical Manual I/Os, 240 solenoid drivers th Street, Davis, CA 95616, USA Tel: Fax:
00+ I/Os, 0 solenoid drivers Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIHT, i-engine, A-Engine, R-Engine and ACTF are trademarks of
More informationOctal D-type transparent latch; 3-state
Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented
More information5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More information5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
More information3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
More informationDS34C87T CMOS Quad TRI-STATE Differential Line Driver
DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all
More informationINT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+
19-3806; Rev 1; 7/07 INT RST Ω μ PART MAX7323AEE+ MAX7323ATE+ * TEMP RANGE -40 C to +125 C -40 C to +125 C PIN- PACKAGE TOP MARK PKG CODE 16 QSOP E16-4 16 TQFN-EP* 3mm x 3mm ADE T1633-4 PART INPUTS INTERRUPT
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More informationPART TOP VIEW. Maxim Integrated Products 1
9-96; Rev ; 2/ 45, SPDT Analog Switch in SOT23-8 General Description The is a dual-supply, single-pole/doublethrow (SPDT) analog switch. On-resistance is 45 max and flat (7 max) over the specified signal
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )
MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters General Description These gates are monolithic complementary MOS (CMOS) integrated circuits
More information,- # (%& ( = 0,% % <,( #, $ <<,( > 0,% #% ( - + % ,'3-% & '% #% <,( #, $ <<,(,9 (% +('$ %(- $'$ & " ( (- +' $%(& 2,#. = '%% ($ (- +' $ '%("
FEATURES!" #$$ % %&' % '( $ %( )$*++$ '(% $ *++$ %(%,- *(% (./ *( #'% # *( 0% ( *( % #$$ *( '( + 2' %( $ '( 2! '3 ((&!( *( 4 '3.%" / '3 3.% 7" 28" 9' 9,*: $ 9,*: $% (+'( / *(.( # ( 2(- %3 # $((% # ;' '3$-,(
More informationCD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
More informationSC125MS. Data Sheet and Instruction Manual. ! Warning! Salem Controls Inc. Stepper Motor Driver. Last Updated 12/14/2004
SC125MS Stepper Motor Driver Salem Controls Inc. Last Updated 12/14/2004! Warning! Stepper motors and drivers use high current and voltages capable of causing severe injury. Do not operate this product
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More information74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state
Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance
More informationMS BA Micro Altimeter Module
High resolution module, 20cm Fast conversion down to ms Low power, µa (standby < 0.5 µa) QFN package 5.0 x 3.0 x.0 mm 3 Supply voltage.8 to 3.6 V Integrated digital pressure sensor (24 bit Σ AC) Operating
More information3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More information74ALVCH bit universal bus transceiver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive
More informationMaxim Integrated Products 1
9-879; Rev 0; /00 MAX70 Evaluation Kit General Description The MAX70 evaluation kit (EV kit) combines Maxim s multiprotocol clock/data transceiver (MAX70), control transceiver (MAX7), and cable terminator
More informationPART TEMP RANGE PIN-PACKAGE
9-0850; Rev 4; 6/0 Ω μ INT INT μ PART TEMP RANGE PIN-PACKAGE MAX7359ETG+ -40 C to +85 C 24 TQFN-EP* MAX7359EWA+ -40 C to +85 C 25 WLP * TOP VIEW AD0 GND IC COL0 8 7 6 5 4 3 INPUT +62V TO +36V V CC MAX7359
More informationI2 C Compatible Digital Potentiometers AD5241/AD5242
a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS
More informationDM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More information70 mv typ. (2.8 V output product, I OUT = 100 ma)
S-1335 Series www.ablicinc.com HIGH RIPPLE-REJECTION SOFT-START FUNCTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.3_2 The S-1335 Series, developed by using the CMOS technology, is a positive voltage
More informationSA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD
A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can
More informationNJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM
PRELIMINARY 11-BIT PARALLEL TO SERIAL CONVERTER GENERAL DESCRIPTION The NJU3754 is an 11-bit parallel to serial converter especially applying to MCU input port expander. It can operate from 2.7V to 5.5V.
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More informationFUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
More informationMM74C912 6-Digit BCD Display Controller/Driver
6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationMS BA01 Variometer Module, with LCP cap
High resolution module, 10 cm Fast conversion down to 1 ms Low power, 1 µa (standby < 0.15 µa) QFN package 5.0 x 3.0 x 1.7 mm 3 Supply voltage 1.8 to 3.6 V Integrated digital pressure sensor (24 bit ΔΣ
More information74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06 19 February 2008 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs,
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
More information74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state
Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationGrabber. Technical Manual
Grabber 0 MHZ Analog Signal Digitizer Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIGHT Grabber, and A-Engine are trademarks of TERN,
More information*1. Attention should be paid to the power dissipation of the package when the output current is large.
S-1313 Series www.ablic.com www.ablicinc.com SUPER LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR ABLIC Inc., 211-216 Rev.2.1_1 The S-1313 Series, developed by using the CMOS technology, is
More informationMM82C19 16-Line to 1-Line Multiplexer
16-Line to 1-Line Multiplexer General Description The multiplex 16 digital lines to 1 output. A 4-bit address code determines the particular 1-of-16 inputs which is routed to the output. The data is inverted
More informationPCIextend 174 User s Manual
PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender
More informationPTC04-DB-HALL02. Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accessories. 1. Functional Diagram
PTC0-DB-HALL0 Features and Benefits PTC0 interface board for testing devices: 0 0 0 Applications Experimental tool for Lab and Prototyping Production Equipment for Serial Programming Ordering Information
More informationPHILIPS 74LVT transparent D-type latch datasheet
PIIPS transparent -type latch datasheet http://www.manuallib.com/philips/74lvt162373-transparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3 V.
More informationS6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD
6B006 0 H EGENT / OON RIVER FOR OT ATRIX L June. 000. Ver. 0.0 ontents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More informationDM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More informationOctal bus transceiver; 3-state
Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive
More informationQuad SPST CMOS Analog Switches
Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply
More informationCANBUS-THERMO-2CH Rev B v Channel CAN-Bus Thermocouple Interface K-Type. V1.0 July SK Pang Electronics Ltd
2 Channel CAN-Bus Thermocouple Interface K-Type V1.0 July 2016 Product name Model number Manufacturer 2 Channel CAN-Bus Thermocouple Interface K-Type CANBUS-THERMO-2CH SK Pang Electronics Ltd 1 Contents
More informationUSB1T20 Universal Serial Bus Transceiver
Universal Serial Bus Transceiver General Description The USB1T20 is a generic USB 2.0 compliant transceiver. Using a single voltage supply, the USB1T20 provides an ideal USB interface solution for any
More informationEvaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB
Evaluation Board for 8-/0-/-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD58/AD50/AD5EB FEATURES Operates from dual ± V and 5 V supplies On-board reference and output amplifiers Direct hookup
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use
More informationStandard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011
Standard Products UT54AS273/UT54ATS273 Octal -Flip-Flops with lear atasheet ecember 16, 2011 www.aeroflex.com/logic FEATUES ontains eight flip-flops with single-rail outputs Buffered clock and direct clear
More informationHEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder
Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationMM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver
MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver General Description The MM74C912 MM74C917 display controllers are interface elements with memory that drive
More informationNeotec Semiconductor Ltd. 新德科技股份有限公司
rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial
More informationUNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches
More informationDM74LS670 3-STATE 4-by-4 Register File
DM74LS670 3-STATE 4-by-4 Register File General Description August 1986 Revised March 2000 These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing
More informationPCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual
Test and Development Environment for the PCAN-MicroMod Products taken into account Product Name Item Number Model PCAN-MicroMod Evaluation Kit (incl. PCAN-Dongle) PCAN-MicroMod Evaluation Kit (incl. PCAN-USB)
More informationCHV Series Vector Control Inverter Options. Operating Instructions for Tension Control Card
CHV Series Vector Control Inverter Options Operating Instructions for Control Card 1. Model and Specifications 1.1 Model The model of tension card is CHV00ZL. CHV series inverter can conduct constant
More informationCD74HC165, CD74HCT165
Data sheet acquired from Harris Semiconductor SCHS156 February 1998 CD74HC165, CD74HCT165 High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register Features [ /Title (CD74H C165, CD74H CT165) /Subject
More informationCD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer
CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer General Description The CD4049UBC and CD4050BC hex buffers are monolithic complementary MOS (CMOS) integrated circuits constructed with
More information2Ω, Quad, SPST, CMOS Analog Switches
9-73; Rev ; 4/ 2Ω, Quad, SPST, CMOS Analog Switches General Description The // quad analog switches feature.6ω max on-resistance (R ) when operating from a dual ±5V supply. R is matched between channels
More informationTC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X
CMOS Digital Integrated Circuits Silicon Monolithic TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X 1. Functional Description Dual SPST Bus Switch 2. General TC7WB66CFK/L8X,TC7WB67CFK/L8X The TC7WB66CFK/L8X
More information74HC164; 74HCT bit serial-in, parallel-out shift register
Rev. 03 4 pril 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They
More informationNTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder
NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder Description: The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4
More informationi.mx 6 Temperature Sensor Module
NXP Semiconductors Document Number: AN5215 Application Note Rev. 1, 03/2017 i.mx 6 Temperature Sensor Module 1. Introduction All the i.mx6 series application processors use the same temperature sensor
More informationMM54C14 MM74C14 Hex Schmitt Trigger
MM54C14 MM74C14 Hex Schmitt Trigger General Description The MM54C14 MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement
More informationFeatures MIC4468 V S GND. Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)
MIC// Quad.-Peak Low-Side MOSFET Driver Bipolar/CMOS/DMOS General Description The MIC// family of -output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationCD74HC151, CD74HCT151
Data sheet acquired from Harris Semiconductor SCHS150 September 1997 CD74HC151, CD74HCT151 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject High peed MOS ogic 8- nput
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More informationGTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls
August 1998 Revised January 2005 GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Traceiver with High Drive GTLP and Individual Byte Controls General Description The GTLP16T1655 is a 16-bit universal bus traceiver
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationIL34C87 CMOS Quad TRISTATE Differential Line Driver.
CMOS Quad TRISTATE Differential Line Driver. General Description The IL34C87T is a quad differential line driver designed for digital data transmission over balanced lines. The IL34C87T meets all the requirements
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input
More information74AHC1G00; 74AHCT1G00
74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More information74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies
More information