FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
|
|
- Eugene Davidson
- 5 years ago
- Views:
Transcription
1 [K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio system by just connecting to the target product via digital input and output pins. US connection is adopted for control interface, enabling to develop SP codes with a P. Ordering Guide K- --- Evaluation board for K--MIN US ontrol ox ontrol Software FUNTION Write/Read RM: ccess to PRM, RM, OFFRM and Registers igital udio Interface - Test pin header JP()=.V TP()=0V Regulator.V upi/f I or SPI Reset SIN SOUT evice KM SP ore evice PM I/F PM I/F K Figure. K--MIN lock iagram <KM000> 0/0 - -
2 [K-] EVLUTION OR oard View () () () () () K () () Figure. K--MIN oard View <KM000> 0/0 - -
3 [K-] escription No. Name Function () EXT (J) ( pin Header) External System Signal onnector. ().V (JP).V Power Supply Terminal. Use attached connection cable. () TEST (J) ( pin Header) External System onnector () Jumper (JP) Power Supply Select Jumper () IP Switch (S) Pin and Signal Select Switches () MONITOR (JP) (0 pin Header) KXX-HFS MONITOR oard onnector. (for HF Tuning) () ONTROL (JP) (0 pin Header) US ontrol ox onnector EXT( pin Header) Pin Layout Pin No. Name I/O Function EXT-LK I EXT-JX0/LK I/O EXT-SYN I JX/SYN I/O EXT-SIN I EXT-SIN I/O EXT-SOUT O EXT-SOUT/GP0 I/O EXT-LK O 0 EXT-SIN I EXT-SYN O EXT-SOUT/GP I/O EXT-SIN I EXT-STO/RY O EXT-SOUT O EXT-PN I/O EXT-SN/SL I/O open - These pins are connected to the K via uffer Level Shifter This pin is used when controlling the K via EXT. Refer to IPSW Setting EXT-SO/S I/O This pin is used when controlling the K via EXT. Refer to IPSW Setting 0 - EXT-SLK/0 I/O This pin is used when controlling the K via EXT. Refer to IPSW Setting EXT-V+.V O This pin is used for V supply via EXT. Refer to JP Setting EXT-SI/ I/O This pin is used when controlling the K via EXT. Refer to IPSW Setting EXT- O This pin is used for supply via EXT. Refer to JP Setting <KM000> 0/0 - -
4 [K-] ontrol ox The K- should be connected to a P via an US control box. The US control box is connected to a P with an US cable and the K- with 0-pin flat cable. Set jumper pins to select control I/F (I or SPI). US Flat 0pin open SPI(Serial) short I short open short open open short (default) The switch of I labeled on S should be set when changing SPI/I. <KM000> 0/0 - -
5 [K-] Operation Sequence () Jumper and Test Pin Setting (near the Power Supply) Name Setting Using efault Setting JP Open External supply on TP.V Short =.V fixed Short Open External supply on the pin of J. JP (JP: not connected) EXT- Short EXT- = Open JP Open External V input supply V on TP REG Short V+.V fixed Short Open V = JP(REG) JP EXT-V External V supply on the pin of J. Short (JP: not connected) Open Table. Jumper Pin Setting Name TP TP V TP olor Typ Voltage Voltage Range Using Red +.V +.~+.V of K Yellow +.V +.~+.V V of K lack 0V 0V Ground Table. Test Pin Setting () utland Setting Name Setting Using efault Setting Open - L independent supply - Short - = Short L Open 0 pin = L 0 Short 0 pin = H Open L Open pin = L Short pin = H Open Table. utland Setting <KM000> 0/0 - -
6 [K-] () IP Switch Setting S S Name Setting Using efault Setting [MIN/EXT] OFF(MIN) ON(EXT) efault setting fixed. OFF MINIF[EXT/TRL] OFF(EXT) ON(TRL) efault setting fixed. ON EXTIF[MIN/TRL] OFF(MIN) ON(TRL) efault setting fixed. OFF I OFF I pin = L ON I pin = H ON OFF IPSW control of JX0/ for the JXE K (MIN or EXT) is invalid. ON IPSW control of JX0/ for the OFF K (MIN or EXT) is valid. OFF JX0 pin = L JX0 OFF ON JX0 pin = H OFF JX pin = L Valid when JXE = JX ON JX pin = H ON OFF TEST OFF TEST = L ON TEST = H OFF PULL-UP[OFF/ON] OFF PULL-UP OPEN (SN/SL) ON PULL-UP (SN/SL) PULL-UP[OFF/ON] OFF PULL-UP OPEN (SLK/0) ON PULL-UP (SLK/0) PULL-UP[OFF/ON] OFF PULL-UP OPEN (SO/S) ON PULL-UP (SO/S) OFF PULL-UP[OFF/ON] OFF PULL-UP OPEN (PN) ON PULL-UP (PN) Table. IPSW Setting ontrol Interface Setting K I/F connection IP Switch I EXTIF MINIF MIN I ONTROL ON OFF ON OFF (default) on board SPI ONTROL OFF OFF ON OFF EXT * not on board I ONTROL ON ON ON ON (*: Used when controlling the K which is externally connected.) () Set up connectors. ( refer to Evaluation Mode ) () Power On. () Run the control software (K.exe) and download the appropriate script file. ( see script section ) <KM000> 0/0 - -
7 [K-] Evaluation Mode Refer to the K datasheet for audio interface format. () Format : I S bit Provide SYN and IK to the device. ondition Name locks SYN INPUT J- EXT-SYN fs=khz LK INPUT J- EXT-LK fs=.0mhz SIN INPUT J- EXT-SIN - SIN INPUT J- EXT-SIN - SIN INPUT J- EXT-SIN - SIN INPUT J-0 EXT-SIN - SOUT OUTPUT J- EXT-SOUT - SOUT OUTPUT J- EXT-SOUT - SOUT OUTPUT J- EXT-SOUT/GP0 - SOUT OUTPUT J- EXT-SOUT/GP - <KM000> 0/0 - -
8 [K-] ONTROL SOFTWRE MNUL Setup of the Evaluation oard and ontrol Software () Power the K--MIN evaluation board on and connect it with a US control box. () onnect the US control box to a P with a US cable. The US control box will be recognized as HI (Human Interface evice). When it can not be recognized correctly (e.g., unknown device is connected), please push reset button [yellow] on the US control box. () Install K.exe to the P. Then ready to evaluate. The start-up image of control software is as below. Figure. Start-up Image of ontrol Software When the connection of P with the US control box is removed, it is required to restart the control software. <KM000> 0/0 - -
9 [K-] ownload the SP Program and Registers Software. Register Setting and ode ownloading -. Register Setting () Select the SRIPT tab to set register values. () load script file (Example) File: script test.txt () () fter loading the script file, the K becomes running state. onfirm that SP/lock block are powered-up. () script test.txt runs under the condition below. FSMode: khz / bit Linear / IS <KM000> 0/0 - -
10 [K-] -. ode ownloading There are four code areas as shown below. ode rea lias Function ontrol Register ONT K operation mode setup Program RM PRM Storage RM for program code oefficient RM RM Storage RM for parameter used by program code Offset Register OFREG Pointer for delay RM address Table. K ode rea (Note ) ll codes (ONT, PRM, RM and OFREG) will be provided by KM. () lick the download tab and see if the file to be downloaded. () Program, RM, OFREG to be downloaded PRM File: SP test.obj RM File: SP test.cra OFREG File: SP test.off () () () () Figure. [ownload] ialogue of ontrol Software () Uncheck the R_heck box, click the write button to download SP programs into the K. If a write error is occurred, check if the clocks are provided to the K. () onfirm Run state of the SPRSTN button Now, the K is in running state. Input signal to the Port#(SIN) is output from SOUT, and. K-SP SIN SOUT SOUT 0. elay(sample) SOUT 0. Figure. Signal Flow <KM000> 0/0-0 -
11 [K-] REVISION HISTORY ate Manual oard Reason Page ontents (yy/mm/dd) Revision Revision /0/ KM000 0 First edition IMPORTNT NOTIE These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of sahi Kasei Microdevices orporation (KM) or authorized distributors as to current status of the products. escriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. KM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. KM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein. ny export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. KM products are neither intended nor authorized for use as critical components Note) in any safety, life support, or other hazard related device or system Note), and KM assumes no responsibility for such use, except for the use approved with the express written consent by Representative irector of KM. s used here: Note) critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. Note) hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. It is the responsibility of the buyer or distributor of KM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold KM harmless from any and all claims arising from the use of said product in the absence of such notification. <KM000> 0/0 - -
12 EXT K EXT-STO/RY K-STO/RY EXT-LK EXT-SYN EXT-SIN EXT-SOUT K-LK K-SYN K-SIN K-SOUT EXT-LK EXT-SYN EXT-SIN EXT-SOUT K-LK K-SYN K-SIN K-SOUT EXT-SIN EXT-SOUT/GP0 EXT-SIN EXT-SOUT/GP K-SIN K-SOUT/GP0 K-SIN K-SOUT/GP SELETOR EXT-JX0/LK EXT-JX/SYN SEL-EXT-JX0/LK SEL-EXT-JX/SYN SEL-SP-JX0/LK SEL-SP-JX/SYN K-JX0/LK K-JX/SYN EXT-SN/SL EXT-SLK/0 EXT-SI/ EXT-SO/S SEL-EXT-SN/SL SEL-EXT-SLK/0 SEL-EXT-SI/ SEL-EXT-SO/S SEL-SP-SN/SL SEL-SP-SLK/0 SEL-SP-SI/ SEL-SP-SO/S K-SN/SL K-SLK/0 K-SI/ K-SO/S EXT-PN SEL-EXT-PN SEL-SP-PN K-PN EXT SELETOR SEL-TRL-RQN SEL-TRL-SK/SL SEL-TRL-SI SEL-TRL-SO SEL-TRL-XS/S SEL-TRL-RESET SEL-SP-I SEL-SP-TEST SEL-SP-UFE MONITOR mon-ik mon-syn mon-sin mon-spif mon-sle mon-pn K-I K-TEST K-UFE K POWER TRL MONITOR POWER TRL TRL-RQN TRL-SK/SL TRL-SI TRL-SO TRL-XS/S TRL-RESET TRL-HOST TRL-SN TRL-SP-I Title K--MIN Size ocument Number Rev 0 TOP ate: Thursday, ugust 0, 0 Sheet of
13 N N SP-STO/RY SP-SIN SP-JX/SYN K U I SP-I SP-SOUT/GP0 SP-SIN - 0.uF SP-SIN SP-PN -V+.V 0.uF - 0.uF PN V VSS SLK/0 SI/ SN/SL SO/S K-SLK/0 K-SI/ K-SN/SL K-SO/S SP-SYN SP-SOUT SP-SOUT SP-TEST TEST STO/RY SP-STO/RY SP-SIN K-SO/S SP-SYN E SYN SYN E SP-SYN SP-PN K-LK K-SYN K-SIN SP-SOUT U OE OE OE OE Y Y Y Y V 0 V V V R R R R K-UFE 0.uF.uF SP-LK SP-SYN SP-SIN K-SOUT K-SLK/0 K-SN/SL K-SI/ SP-I SP-SOUT/GP 0 SP-LK SP-SIN SP-SOUT SP-JX/SYN SP-JX0/LK SP-SIN SP-SOUT/GP0 LK SIN SOUT JX/SYN JX0/LK SIN SOUT/GP0 LK SOUT SIN SOUT/GP SIN E E E SP-LK SP-SOUT SP-SIN SP-SOUT/GP SP-SIN 0 SP-LK SP-SYN -V+.V 0.uF SP-JX0/LK SP-LK SP-SYN SP-LK K-SIN SP-SOUT Y Y Y Y 0 R R R R SP-SIN K-SYN K-LK K-SOUT SP-TEST pin_l pin_r K-JX/SYN K-JX0/LK 0 Y Y0 R R0 SP-JX/SYN SP-JX0/LK K-SIN SP-SOUT/GP0 SP-STO/RY SP-SOUT/GP K-SIN K-I K-PN K-TEST R 0 R Y Y Y Y Y Y Y Y Y 0 Y0 SNLVH 0 R R R R R R R R R0 0 R 0 SP-SIN SP-SIN SP-I SP-PN SP-TEST K-SOUT/GP0 K-STO/RY K-SOUT/GP Title K--MIN K Size ocument Number Rev 0 ate: Thursday, ugust 0, 0 Sheet of
14 V+.V 0.uF V+.V 0.uF R R.k.k TRL-SP-I R 0 U EN SL V V SL R 0 R 0 S S R 0 P V+.V 0.uF 0 0.uF V+.V TRL-HOST TRL-SN R 0 R 0 P-SK/SL P-XS/S 0.uF JP 0 HEER X V+.V P-RQN P-SI P-SO P-RESET R R0.k.k R R 0 R 0 R 0 R 0 V V SNVTPW OEN OEN IR IR U R 0 R 0 R0 0 R 0 R R R.k.0k.0k TRL-SK/SL TRL-XS/S TRL-RQN TRL-SI ONTROL ip.k V+.V 0.uF 0.uF U R R 0 EN SL V V SL R 0.k TRL-SO R 0 S S P R 0 R.k TRL-RESET Title K--MIN TRL Size ocument Number Rev 0 ate: Thursday, ugust 0, 0 Sheet of
15 J EXT-JX0/LK EXT-JX/SYN EXT-SIN EXT-SOUT/GP0 EXT-SIN EXT-SOUT/GP EXT-STO/RY EXT-PN R0 R R R R EXT-V+.V 0 0 R R R R R R R0 R EXT-LK EXT-SYN EXT-SIN EXT-SOUT EXT-LK EXT-SYN EXT-SIN EXT-SOUT EXT-SN/SL EXT-SO/S EXT-SLK/0 EXT-SI/ 0.uF HEER X EXT EXT- 0.uF J 0 0 HEER X TEST Title K--MIN Size ocument Number Rev 0 EXT ate: Thursday, ugust 0, 0 Sheet of
16 EXT- V+.V 0.uF 0.uF mon-sle mon-spif mon-ik mon-syn mon-pn 0 V V SNVTPW U OEN IR V SO-LE SO-SPIF IK SYN PN R R R R R JP 0 HEER X V+.V 0.uF 0 MONITOR EXT- 0 V+.V 0.uF 0.uF mon-sin R U V IR V SNVHTK Title K--MIN Size ocument Number Rev 0 MONITOR ate: Thursday, ugust 0, 0 Sheet of
17 TP RE L ut Land short - V+.V.V JP.V HEER REG X0-. REG+.V JMP_ EXT- JP JMP_ EXT- JP 0uF/V() +.0uF IN E OUT N + 0uF 0.uF REG JP V TP YELLOW -V+.V JMP_ EXT-V JP JMP_ EXT-V+.V TP LK Title K--MIN Size ocument Number Rev 0 POWER ate: Thursday, ugust 0, 0 Sheet of
18 SEL-EXT-JX0/LK SEL-EXT-JX/SYN 0 U OM N NO OM N NO IN- OM N NO OM N NO IN- V+ TSPW IF-0 IF- SEL-SP-I SEL-EXT-SLK/0 SEL-EXT-SI/ EXT-S EXT-SL TP LLUE TP WHITE TRL-S TRL-SL TP TP LLUE WHITE IP-JXE IP-JX IP-JX0 R0 R 0k 0k U N OM NO IN N OM NO IN V+ TSGS 0.uF 0 R 0 SEL-SP-JX0/LK R 0 SEL-SP-JX/SYN SEL-EXT-SN/SL SEL-EXT-SO/S 0 PN S SLK SL OM OM OM OM V+ 0.uF U N NO N NO IN- N NO N NO IN- TSPW S SW IP- 0.uF PULL-UP[OFF/ON] R 0k R.k R.k R.k IP-EXTIF SEL-EXT-PN SEL-TRL-RESET IF-EXT-SN/SL IF-TRL-SN/SL IF-EXT-SLK/0 IF-TRL-SLK/0 IF-EXT-SI/ IF-TRL-SI/ IF-EXT-SO/S IF-TRL-SO/S IP-MINIF IP-EXTIF IP-MINIF U0 N NO N NO IN- N NO N NO IN- TSPW TSGS OM OM OM OM V+ 0 R 0 SEL-SP-SN/SL SEL-SP-SLK/0 SEL-SP-SI/ SEL-SP-SO/S SEL-SP-PN SEL-TRL-RQN SEL-TRL-SK/SL SEL-TRL-SI IF- IF-TRL-SO/S SEL-SP-I IF-0 TS 0.uF SEL-TRL-SO SEL-TRL-XS/S L ut Land open R 0k 0 IF-0 IF- U N NO IN N NO IN 0.uF OM OM V+ 0 R 0 R 0 R0 0 U N NO N NO IN- N NO N NO IN- TSPW 0 U N NO IN OM OM OM OM 0.uF V+ OM V+ 0 L ut Land open R 0k R 0 0 S SW IP- [MIN/EXT] MINIF[EXT/TRL] EXTIF[MIN/TRL] I JXE JX0 JX TEST U Title PK-0k 0.uF SEL-SP-UFE IP-MINIF IP-EXTIF SEL-SP-I IP-JXE IP-JX0 IP-JX SEL-SP-TEST R R ip0k ip0k K--MIN SELETOR Size ocument Number Rev 0 ate: Thursday, ugust 0, 0 Sheet of
EQ-730L Linear Hall IC
Distributed By: 9 Industrial Road, San Carlos, CA, 94070 USA GMW Associates PHONE: +1 60-802-8292 FAX: +1 60-802-8298 EMAIL: sales@gmw.com WEB: www.gmw.com EQ-70L Linear Hall IC Features Analog output
More informationAKD4554-E Evaluation board Rev.0 for AK4554
SHI KSI [K4554] K4554- valuation boar Rev.0 for K4554 GNRL SRIPTION K4554- is an evaluation boar for the portable igital auio 6bit / an / converter, K4554. The K4554- can evaluate / converter an / converter
More information[AKD5384] AK5384 Evaluation Board Rev.A
HI KI [K8] K8 K8 valuation oar Rev. GNRL RIPTION K8 is an evaluation boar for the igital auio bit 9k ch / converter, K8. The K8 inclues the input circuit an also has a igital interface transmitter. urther,
More informationAKD5381-B AK5381 Evaluation Board Rev.1
[AKD5381-] AKD5381- AK5381 Evaluation oar Rev.1 GENERAL DECRIPTION AKD5381- is an evaluation boar for the igital auio 4bit 96k A/D converter, AK5381. AKD5381- has analog input circuits an a igital interface
More informationAKD5357-B AK5357 Evaluation Board Rev.2
[AKD5357-] AKD5357- AK5357 Evaluation oar Rev. GENERAL DECRIPTION AKD5357- is an evaluation boar for the igital auio 4bit 96k A/D converter, AK5357. AKD5357- has analog input circuits an a igital interface
More informationBCD-to-decimal decoder
-to-decimal decoder U0 The U0 is a decoder which converts signals to decimal signals. Of the ten outputs to, those corresponding to the to input codes are set to, and the others are all set to. If inputs
More informationEDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More informationTOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU 2 Input NOR Gate Features High-level output current: I OH /I OL = ±8 ma (min) at = 3.0 High-speed operation: t pd = 2.4 ns (typ.) at
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More informationTC74VHCT573AF,TC74VHCT573AFW,TC74VHCT573AFT
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74HCT573AF/AFW/AFT TC74HCT573AF,TC74HCT573AFW,TC74HCT573AFT Octal -Type Latch with 3-State Output The TC74HCT573A is an advanced high speed CMOS
More informationAKD4128A-A --- Evaluation board for AK4128A (A cable for connecting with USB port of IBM-AT compatible PC a control software are packed with this.
[K8-] K8- K8- valuation oard Rev.0 GNRL SRIPTION The K8- is an evaluation board for K8, the digital sample rate converter. The K8- has the digital audio interface and can achieve the interface with digital
More informationTC4066BP,TC4066BF,TC4066BFN,TC4066BFT
TOSHIBA MOS Digital Integrated ircuit Silicon Monolithic T466BP/BF/BFN/BFT T466BP,T466BF,T466BFN,T466BFT T466B Quad Bilateral Switch T466B contains four independent circuits of bidirectional switches.
More informationASAHI Hall Effect ICs
ASAHI Hall Effect ICs 2014-15 IMPORTANT NOTICE These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries
More informationTC74VHC164F,TC74VHC164FN,TC74VHC164FT,TC74VHC164FK
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC164F/FN/FT/FK TC74VHC164F,TC74VHC164FN,TC74VHC164FT,TC74VHC164FK 8-Bit Shift egister (S-IN, P-OUT) The TC74VHC164 is an advanced high speed
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K02F
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K02F High Speed Switching Applications Unit: mm Small package Low on resistance : R on = 200 mω (max) (V GS = 4 V) : R on = 250 mω (max) (V
More informationHEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder
Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.
More informationNPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.
Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2
More informationSN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY
uad Flip Flop The LSTTL/MSI SN74LS75 is a high speed uad Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the inputs is stored
More informationATtiny87/ATtiny167. Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C DATASHEET. Description
ATtiny87/ATtiny167 Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C DATASHEET Description This document contains information specific to devices operating at temperatures up to 150 C.
More informationTC74HC4051AP,TC74HC4051AF,TC74HC4051AFT TC74HC4052AP,TC74HC4052AF,TC74HC4052AFT TC74HC4053AP,TC74HC4053AF,TC74HC4053AFN,TC74HC4053AFT
T4H40,40P/F/FT,40P/F/FN/FT TOSHI MOS Digital Integrated ircuit Silicon Monolithic T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FN,T4H40FT T4H40P/F/FT 8-hannel nalog Multiplexer/Demulitiplexer
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationUltra-Small Footprint N-Channel FemtoFET MOSFET Test EVM
User's Guide SLPU007 December 07 Ultra-Small Footprint N-Channel FemtoFET MOSFET Test EVM Contents Introduction... Description... Electrical Performance Specifications... 4 Schematic... 4 Test Setup....
More informationIS2805 DESCRIPTION FEATURES
DESCRIPTION The is an optically coupled isolator consists of two infrared emitting diodes in reverse parallel connection and optically coupled to an NPN silicon photo transistor. This device belongs to
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More informationP D = 5 W / 6 W Transient Voltage Suppressor. Description. Package SZ-10. Features. Selection Guide. Applications. Typical Application
P D = 5 W / 6 W Transient Voltage Suppressor SZ-0N Series Data Sheet Description The SZ-0N series are power Zener diodes designed for the protection of automotive electronic units, especially from the
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationP D = 5 W Transient Voltage Suppressor. Package. Description. Features. Applications. Typical Application. (1) (2) (1) Cathode (2) Anode
P D = 5 W Transient Voltage Suppressor Data Sheet Description The is a power Zener diode designed for the protection of automotive electronic units, especially from the surge generated during load dump
More informationTA7262P,TA7262P(LB),TA7262F
TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC TA7262P,TA7262P(LB),TA7262F DC MOTOR DRIVER (3 PHASE Bi DIRECTIONAL) The TA7262P / P (LB) / F are 3 Phase Bi Directional supply voltage control
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationTC4013BP,TC4013BF,TC4013BFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4013BP,TC4013BF,TC4013BFN TC4013B Dual D-Type Flip Flop TC4013B contains two independent circuits of D type flip-flop. The input level applied
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More informationP D = 5 W / 6 W Transient Voltage Suppressor. Package SZ-10. Description. Features. Selection Guide. Applications. Typical Application
P D = 5 W / 6 W Transient Voltage Suppressor SZ-0N Series Data Sheet Description The SZ-0N series are power Zener diodes designed for the protection of automotive electronic units, especially from the
More informationFPF1007-FPF1009 IntelliMAX Advanced Load Products
FPF07-FPF09 IntelliMAX Advanced Load Products Features 1.2 to 5.5 V Input Voltage Range Typical R ON = 30 mω at = 5.5 V Typical R ON = 40 mω at = 3.3 V Fixed Three Different Turn-on Rise Time µs / 80 µs
More informationTC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X
CMOS Digital Integrated Circuits Silicon Monolithic TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X 1. Functional Description Dual SPST Bus Switch 2. General TC7WB66CFK/L8X,TC7WB67CFK/L8X The TC7WB66CFK/L8X
More informationDATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D302 NPN/PNP general purpose transistor Supersedes data of 2002 Aug 09 2002 Nov 22 FEATURES High current (500 ma) 600 mw total power dissipation Replaces
More informationZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
More informationHeaders for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
More information93L34 8-Bit Addressable Latch
93L34 8-Bit Addressable Latch General Description The 93L34 is an 8-bit addressable latch designed for general purpose storage applications in digital systems It is a multifunctional device capable of
More information65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA
Rev. 1 17 July 29 Product data sheet 1. Product profile 1.1 General description NPN/PNP general-purpose transistor pair in a very small Surface-Mounted Device (SMD) plastic package. Table 1. Product overview
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More informationSN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)
SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic
More informationPMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.
Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low
More information74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies
More informationN-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using
Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More informationS-5743 A Series 125 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC. Features. Applications. Package.
www.ablicinc.com S-5743 A Series 125 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC ABLIC Inc., 2015-2017 Rev.1.1_02 This IC, developed by CMOS technology, is a high-accuracy
More informationAN10249 SC16C752/SC16C752B/ SC16C2550/SC16C2550B ISA bus hardware interface example
INTEGRATED CIRCUITS ABSTRACT This application note shows how a SCC (or SCCB) or a SCC0 (or SCC0B) can be connected to an ISA bus. This application note is also applicable to all Philips SCC products. AN0
More information74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger
INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts
More informationSN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNH8, SNH8 -LINE TO 8-LINE DEODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify ascading and/or Data Reception
More informationLV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.
Ordering number : ENA0833A LV5217GP Bi-CMOS IC 3ch LED Driver Overview This LV5217GP is 3-channel LED driver for cell phones. Each LED driver current can be adjusted by I2C bus. LV5217GP can perform various
More information74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state
Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance
More informationNPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.
Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device
More informationSN74LS157MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected
More informationDATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 23 Nov 2 24 Nov 5 FEATURES High current Two current gain selections. APPLICATIONS Linear voltage regulators High side switches
More informationPassivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)
Rev. 2 31 July 28 Product data sheet 1. Product profile 1.1 General description Passivated ultra sensitive gate thyristor in a SOT54 plastic package. 1.2 Features Ultra sensitive gate Direct interfacing
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More information150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor
Rev. 0 November 2009 Product data sheet. Product profile. General description NPN high-voltage low V CEsat Breakthrough In Small Signal (BISS) transistor in a medium power SOT223 (SC-73) Surface-Mounted
More information60 V, 0.3 A N-channel Trench MOSFET
Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted
More information54173 DM54173 DM74173 TRI-STATE Quad D Registers
54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance
More informationINTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors
INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See
More informationOctal D-type transparent latch; 3-state
Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented
More informationTC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX244F/FW/FT/FK TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK Low-Voltage Octal Bus Buffer with 5-V Tolerant Inputs and Outputs The
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU
SSMK7FU TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSMK7FU High Speed Switching Applications Analog Switch Applications Unit: mm Suitable for high-density mounting due to compact package
More informationMC100LVE VНECL 16:1 Multiplexer
3.3VНECL 16:1 Multiplexer The is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3 ) control which one of the sixteen data inputs (A0 A15) is propragated to the output. The
More informationTrenchMOS ultra low level FET
M3D32 Rev. 1 27 September 22 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationDATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D86 Supersedes data of 2003 Dec 0 2004 Nov 05 FEATURES High current. APPLICATIONS Linear voltage regulators Low side switch Supply line switch for negative
More informationI F T s =25 C 83 A. T j = 150 C T s =70 C 67 A. T j = 175 C T s =70 C 79 A I Cnom 75 A I CRM I CRM = 3 x I Cnom 225 A V GES
SEMITOP 4 Press-Fit IGBT module Engineering Sample SK 75 GD 12T4 Tp Features One screw mounting module Solder free mounting with Press-Fit terminals Fully compatible with other SEMITOP Press-Fit types
More informationTOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J16TE. DC I D 100 ma Pulse I DP 200
High Speed Switching Applications Analog Switch Applications TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSMJ6TE Small package Low on-resistance : R on = 8 Ω (max) (@V GS = 4 V) : R on =
More informationI C T c =25 C 407 A. T j = 175 C T c =80 C 376 A I Cnom 300 A I CRM I CRM = 3 x I Cnom 900 A V GES V. T c =80 C 312 A
SEMiX 5 3-Level TNPC IGBT-Module Engineering Sample SEMiX305TMLI17E4C Target Data Features Solderless assembling solution with PressFIT signal pins and screw power terminals IGBT 4 Trench Gate Technology
More informationTC4028BP, TC4028BF TC4028BP/BF. TC4028B BCD-to-Decimal Decoder. Pin Assignment TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4028BP, TC4028BF TC4028B BCD-to-Decimal Decoder TC4028B is a BCD-to-DECIMAL decoder which converts BCD signal into DECIMAL signal. Of ten outputs
More informationABLIC Inc., Rev.2.2_02
S-5841 Series www.ablicinc.com TEMPERATURE SWITCH IC (THERMOSTAT IC) ABLIC Inc., 2007-2015 Rev.2.2_02 The S-5841 Series is a temperature switch IC (thermostat IC) which detects the temperature with a temperature
More informationSN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997
ontain Eight Flip-Flops With Single-ail Outputs Direct lear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Options
More information4-bit magnitude comparator
Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More informationTC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX08F/FN/FT/FK TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK Low-Voltage Quad 2-Input AND Gate with 5-V Tolerant Inputs and Outputs The
More informationGrabber. Technical Manual
Grabber 0 MHZ Analog Signal Digitizer Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIGHT Grabber, and A-Engine are trademarks of TERN,
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in
More information74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.
Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More information74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.
Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC
More informationChip tantalum capacitors (Fail-safe open structure type)
TCFG0J106M8R Chip tantalum capacitors (Fail-safe open structure type) TCFG Series Case Features 1) Safety design by open function built - in. 2) Wide capacitance range 3) Screening by thermal shock. Dimensions
More informationNSVJ6904DSB6. Advance Information N-Channel JFET 25 V, 20 to 40 ma, 40 ms, Dual
NSVJ694DSB6 Advance Information N-Channel JFET V, to 4 ma, 4 ms, Dual The NSVJ694DSB6 is a composite type of JFET designed for compact size and high efficiency which can achieve high gain performance.
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More informationTLP250 TLP250. Transistor Inverter Inverter For Air Conditioner IGBT Gate Drive Power MOS FET Gate Drive. Truth Table
TOSHIB Photocoupler Gals Ired & Photo IC TLP20 Transistor Inverter Inverter For ir Conditioner IGBT Gate Drive Power MOS FET Gate Drive Unit in mm The TOSHIB TLP20 consists of a Gals light emitting diode
More informationN-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)
M3D73 Rev. 3 March 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Surface mounted package Low
More informationPMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.
M3D88 Rev. 2 24 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features TrenchMOS technology
More informationTC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC574F/FW/FT/FK TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK Octal -Type Flip Flop with 3-State Output The TC74VHC574 is advanced high
More informationATmega16M1/32M1/32C1/64M1/64C1
ATmega16M1/32M1/32C1/64M1/64C1 Appendix A - Atmel ATmega16M1/ATmega32M1/ ATmega32C1/ATmega64M1/ATmega64C1 Automotive Specification at 150 C DATASHEET Description This document contains information specific
More informationCD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject
Data sheet acquired from Harris Semiconductor SCHS165 September 1997 High Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Subject High peed MOS ogic -Bit aralel ccess egiser) /Autho
More information74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06 19 February 2008 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs,
More informationLOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738
The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More information74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.
Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.
More informationPSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET
Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More information