TDA1085C UNIVERSAL MOTOR SPEED CONTROLLER

Size: px
Start display at page:

Download "TDA1085C UNIVERSAL MOTOR SPEED CONTROLLER"

Transcription

1 The T085 is a phase angle triac controller having all the necessary functions for universal motor speed control in washing machines. It operates in closed loop configuration and provides two ramp possibilities. On hip requency to oltage onverter On hip Ramps enerator oft tart oad urrent imitation Tachogenerator ircuit ensing irect upply from ine ecurity unctions Peformed by onitor UIR OTOR P OTROR 6 PTI P 648 IOUTOR TI T 6 UIX PTI P 75 (O 6) ORRI IORTIO evice T085 T085 Operating Temperature Range T = 0 to +20 Package O 6 Plastic IP igure. Representative lock iagram and Pin onnections + hunt Regulator allast Resistor oltage Reg onitoring Reset peed etector Ramp enerator + ontrol mp. Trigger Pulse en. 0.7 = urrent imiter igital peed ense / Pump apacitor ctual peed et peed Ramp urrent en. ontrol otor urrent imit Ramp en. Timing losed oop tability awtooth apacitor awtooth et urrent oltage ynchronization urrent ynchronization Trigger Pulse Output OTORO O I I T 4 97

2 T085 XIU RTI (T = 25, voltages are referenced to Pin 8, ground) Rating ymbol alue Unit Power upply, when externally regulated, Pin 9 5 aximum oltage per listed pin Pin 3 Pin Pin 0 aximum urrent per listed pin Pin and 2 Pin 3 Pin 9 () Pin 0 shunt regulator Pin 2 Pin 3 Pin IPin to + 0 to to to to aximum Power issipation P.0 W Thermal Resistance, unction to ir Rθ 65 /W Operating unction Temperature T 0 to + 20 torage Temperature Range Tstg 55 to + 50 m TRI RTRITI (T = 25 ) haracteristic ymbol in Typ ax Unit OT RUTOR Internally Regulated oltage (Pin 9) (IPin 7 = 0, IPin 9 + IPin 0 = 5 m, IPin 3 = 0) Temperature actor T 00 ppm/ urrent onsumption (IPin 9) (9 = 5, 2 = 8 = 0, I = I2 = 00 µ, all other pins not connected) I m onitoring onitoring nable evel isable evel I RP RTOR Reference peed Input oltage Range Pin Reference Input ias urrent IPin µ Ramp election Input ias urrent IPin µ istribution tarting evel Range istribution inal evel Pin 6 = 0.75 / igh cceleration harging urrent Pin 7 = 0 Pin 7 = 0 istribution harging urrent Pin 7 = 2.0 IPin IPin µ m 4 98 OTORO O I I T

3 T085 TRI RTRITI (continued) haracteristic ymbol in Typ ax Unit URRT IITR imiter urrent ain IPin 7/IPin 3 (IPin3 = 300 µ) etection Threshold oltage IPin 3 = 0 µ g Pin 3 T m RQUY TO OT ORTR Input ignal ow oltage Input ignal igh oltage onitoring Reset oltage R m m egative lamping oltage IPin 2 = 200 µ Input ias urrent IPin2 25 µ Internal urrent ource ain I Pin 4 I Pin, Pin 4 Pin ain inearity versus oltage on Pin 4 (8.6 = ain for Pin 4 = 8.6 ) 4 = 0 4 = = 2 / ain Temperature ffect (Pin 4 = 0) T 350 ppm/ Output eakage urrent (IPin = 0) IPin n OTRO PIIR ctual peed Input oltage Range Pin Input Offset oltage Pin 5 Pin 4 (IPin 6 = 0, Pin 6 = 3.0 and 8.0 ) off 0 50 m mplifier Transconductance (IPin 6/ (5 4) (IPin 6 = + and 50 µ, Pin 6 = 3.0 ) T µ/ Output urrent wing apability ource ink IPin µ Output aturation oltage 6 sat 0.8 TRIR PU RTOR ynchronization evel urrents oltage ine ensing Triac ensing IPin 2 IPin ± 50 ± 50 ± 00 ± 00 µ Trigger Pulse uration (Pin 4 = 47 n, RPin 5 = 270 kω) Tp 55 µs Trigger Pulse Repetition Period, conditions as a.m. TR 220 µs Output Pulse urrent Pin 3 = 4.0 IPin m Output eakage urrent Pin 3 = 3.0 I3 30 µ ull ngle onduction Input oltage 4.7 aw Tooth igh evel oltage aw Tooth ischarge urrent, IPin5 = 00 µ IPin µ OTORO O I I T 4 99

4 T085 R RIPTIO The T 085 triggers a triac accordingly to the speed regulation requirements. otor speed is digitally sensed by a tachogenerator and then converted into an analog voltage. The speed set is externally fixed and is applied to the internal linear regulation input after having been submitted to programmable acceleration ramps. The overall result consists in a full motor speed range with two acceleration ramps which allow efficient washing machine control (istribute function). dditionally, the T 085 protects the whole system against line stop or variations, overcurrent in the motor and tachogenerator failure. IPUT/OUTPUT UTIO (Refer to igures and 8) oltage Regulator (Pins 9 and 0) This is a parallel type regulator able to sink a large amount of current and offering good characteristics. urrent flow is provided from line by external dropping resistors R, R2, and rectifier: This half wave current is used to feed a smoothering capacitor, the voltage of which is checked by the I. When is reached, the excess of current is derived by another dropping resistor R0 and by Pin 0. These three resistors must be determined in order: To let.0 m flow through Pin 0 when line is minimum and consumption is maximum (fast ramps and pulses present). To let 0 reach 3.0 when line provides maximum current and consumption is minimum (no ramps and no pulses). ll along the main line cycle, the Pin 0 dynamic range must not be exceeded unless loss of regulation. n line supply failure would cause shut down. The double capacitive filter built with R and R2 gives an efficient smoothing and helps to remove noise from set speeds. peed ensing (Pins 4,, 2) The I is compatible with an external analog speed sensing: its output must be applied to Pin 4, and Pin 2 connected to Pin 8. In most of the applications it is more convenient to use a digital speed sensing with an unexpensive tachogenerator which doesn t need any tuning. uring every positive cycle at Pin 2, the capacitor Pin is charged to almost and during this time, Pin 4 delivers a current which is 0 times the one charging Pin. The current source gain is called and is tightly specified, but nevertheless requires an adjustment on RPin 4. The current into this resistor is proportional to Pin and to the motor speed; being filtered by a capacitor, Pin 4 becomes smothered and represents the true actual motor speed. To maintain linearity into the high speed range, it is important to verify that Pin is fully charged: the internal source on Pin has 00 Ω impedance. evertheless Pin has to be as high as possible as it has a large influence on / temperature factor. 470 Ω resistor between Pins and 9 reduces leakage currents and temperature factor as well, down to neglectable effects. Pin 2 also has a monitoring function: when its voltage is above 5.0, the trigger pulses are inhibited and the I is reset. It also senses the tachogenerator continuity, and in case of any circuit aperture, it inhibits pulse, avoiding the motor to run out of control. In the T 085, Pin 2 is negatively clamped by an internal diode which removes the necessity of the external one used in the former circuit. Ramp enerator (Pins 5, 6, 7) The true et peed value taken in consideration by the regulation is the output of the ramp generator (Pin 7). With a given value of speed set input (Pin 5), the ramp generator charges an external capacitor Pin 7 up to the moment Pin 5 (set speed) equals Pin 4 (true speed), see igure 2. The I has an internal charging current source of.2m and delivers it from 0 to 2 at Pin 7. It is the high acceleration ramp (5.0 s typical) which allows rapid motor speed changes without excessive strains on the mechanics. In addition, the T 085 offers the possibility to break this high acceleration with the introduction of a low acceleration ramp (called istribution) by reducing the Pin 7 source current down to 5.0 µ under Pin 6 full control, as shown by following conditions: Presence of high acceleration ramp Pin 5 > Pin 4 istribution occurs in the Pin 4 range (true motor speed) defined by Pin 6 Pin Pin 6 or two fixed values of Pin 5 and Pin 6, the motor speed will have high acceleration, excluding the time for Pin 4 to go from Pin 6 to two times this value, high acceleration again, up to the moment the motor has reached the set speed value, at which it will stay, see igure 3. hould a reset happen (whatever the cause would be), the above mentioned successive ramps will be fully reprocessed from 0 to the maximum speed. If Pin 6 = 0, only the high acceleration ramp occurs. To get a real zero speed position, Pin 5 has been designed in such a way that its voltage from 0 to 80 m is interpreted as a true zero. s a consequence, when changing the speed set position, the designer must be sure that any transient zero would not occur: if any, the entire circuit will be reset. s the voltages applied by Pins 5 and 6 are derived from the internal voltage regulator supply and Pin 4 voltage is also derived from the same source, motor speed (which is determined by the ratios between above mentioned voltages) is totally independent from variations and temperature factor. ontrol mplifier (Pin 6) It amplifies the difference between true speed (Pin 4) and set speed (Pin 5), through the ramp generator. Its output available at Pin 6 is a double sense current source with a maximum capability of ± 00 µ and a specified transconductance (340 µ/ typical). Pin 6 drives directly the trigger pulse generator, and must be loaded by an electrical network which compensates the mechanical characteristics of the motor and its load, in order to provide stability in any condition and shortest transient response; see igure 4. This network must be adjusted experimentally. In case of a periodic torque variations, Pin 6 directly provides the phase angle oscillations OTORO O I I T

5 T085 Trigger Pulse enerator (Pins, 2, 5, 3, 4, 5) This circuit performs four functions: The conversion of the control amplifier output level to a proportional firing angle at every main line half cycle. The calibration of pulse duration. The repetition of the pulse if the triac fails to latch on if the current has been interrupted by brush bounce. The delay of firing pulse until the current crosses zero at wide firing angles and inductive loads. RPin 5 programs the Pin 4 discharging current. aw tooth signal is then fully determined by R5 and 4 (usually 47 n). iring pulse duration and repetition period are in inverse ratio to the saw tooth slope. Pin 3 is the pulse output and an external limiting resistor is mandatory. aximum current capability is 200 m. urrent imiter (Pin 3) afe operation of the motor and triac under all conditions is ensured by limiting the peak current. The motor current develops an alternative voltage in the shunt resistor (0.05 Ω in igure 4). The negative half waves are transferred to Pin 3 which is positively preset at a voltage determined by resistors R3 and R4. s motor current increases, the dynamical voltage range of Pin 3 increases and when Pin 3 becomes slightly negative in respect to Pin 8, a current starts to circulate in it. This current, amplified typically 80 times, is then used to discharge Pin 7 capacitor and, as a result, reduces firing angle down to a value where an equilibrium is reached. The choice of resistors R3, R4 and shunt determines the magnitude of the discharge current signals on Pin 7. otice that the current limiter acts only on peak triac current. PPITIO OT (Refer to igure 4) Printed ircuit ayout Rules In the common applications, where T 085 is used, there is on the same board, presence of high voltage, high currents as well as low voltage signals where millivolts count. It is of first magnitude importance to separate them from each other and to respect the following rules: apacitor decoupling pins, which are the inputs of the same comparator, must be physically close to the I, close to each other and grounded in the same point. round connection for tachogenerator must be directly connected to Pin 8 and should ground only the tacho. In effect, the latter is a first magnitude noise generator due to its proximity to the motor which induces high dφ/dt signals. The ground pattern must be in the star style in order to fully eliminate power currents flowing in the ground network devoted to capacitors decoupling sensitive Pins: 4, 5, 7,, 2, 4, 6. s an example, igure 5 presents a P board pattern which concerns the group of sensitive Pins and their associated capacitors into which the a.m. rules have been implemented. otice the full separation of ignal World from Power, one by line and their communication by a unique strip. These rules will lead to much satisfactory volume production in the sense that speed adjustment will stay valid in the entire speed range. Power upply s dropping resistor dissipates noticeable power, it is necessary to reduce the I needs down to a minimum. Triggering pulses, if a certain number of repetitions are kept in reserve to cope with motor brush wearing at the end of its life, are the largest I user. lassical worst case configuration has to be considered to select dropping resistor. In addition, the parallel regulator must be always into its dynamic range, i.e., IPin 0 over.0 m and Pin 0 over 3.0 in any extreme configuration. The double filtering cell is mandatory. Tachogenerator ircuit The tacho signal voltage is proportional to the motor speed. tablility considerations, in addition, require an R filter, the pole of which must be looked at. The combination of both elements yield a constant amplitude signal on Pin 2 in most of the speed range. It is recommended to verify this maximum amplitude to be within.0 peak in order to have the largest signal/noise ratio without resetting the integrated circuit (which occurs if Pin 2 reaches 5.5 ). It must be also verified that the Pin 2 signal is approximately balanced between high (over 300 m) and low. n 8 poles tacho is a minimum for low speed stability and a 6 poles is even better. The R pole of the tacho circuit should be chosen within 30 z in order to be as far as possible from the 50 z which corresponds to the line 3rd harmonic generated by the motor during starting procedure. In addition, a high value resistor coming from introduces a positive offset at Pin 2, removes noise to be interpreted as a tacho signal. This offset should be designed in order to let Pin 2 reach at least 200 m (negative voltage) at the lowest motor speed. We remember the necessity of an individual tacho ground connection. requency to oltage onverter / Pin has a recommended value of 820 p for 8 poles tachos and maximum motor rpm of 5000, and RPin must be always 470. RPin 4 should be choosen to deliver within 2 at maximum motor speed in order to maximize signal/noise ratio. s the / ratio as well as the Pin value are dispersed, RPin 4 must be adjustable and should be made of a fixed resistor in serice with a trimmer representing 25% of the total. djustment would become easier. Once adjusted, for instance at maximum motor speed, the / presents a residual non linearity; the conversion factor (m per RP) increases by within 7.7% as speed draws to zero. The guaranteed dispersion of the latter being very narrow, a maximum % speed error is guaranteed if during Pin 5 network design the small set values are modified, once forever, according this increase. The following formulas give Pin 4: Pin 4.0 ( a ) Pin R 4 f ( 20k In volts. R Pin ).0. ( a) 40 a = k = Rint, on Pin peed et (Pin 5) Upon designer choice, a set of external resistors apply a series of various voltages corresponding to the various motor speeds. When switching external resistors, verify that no voltage below 80 m is ever applied to Pin 5. If so, a full circuit reset will occur. OTORO O I I T 4 0

6 T085 Ramps enerator (Pin 6) If only a high acceleration ramp is needed, connect Pin 6 to ground. When a istribute ramp should occur, preset a voltage on Pin 6 which corresponds to the motor speed starting ramp point. istribution (or low ramp) will continue up to the moment the motor speed would have reached twice the starting value. The ratio of two is imposed by the I. evertheless, it could be externally changed downwards (igure 6) or upwards (igure 7). The distribution ramp can be shortened by an external resistor from charging Pin 7, adding its current to the internal 5.0 µ generator. Power ircuits Triac Triggering pulse amplitude must be determined by Pin 3 resistor according to the needs in Quadrant I. Trigger pulse duration can be disturbed by noise signals generated by the triac itself, which interfere within Pins 4 and 6, precisely those which determine it. While easily visible, this effect is harmless. The triac must be protected from high line d/dt during external disturbances by 00 n x 00 Ω network. hunt resistor must be as non inductive as possible. It can be made locally by using constantan alloy wire. When the load is a fed universal motor through a rectifier bridge, the triac must be protected from commutating d/dt by a.0 to 2.0 m coil in series with T2. ynchronization functions are performed by resistors sensing line and triac conduction. 820 k values are normal but could be reduced down to 330 k in order to detect the zeros with accuracy and to reduce the residual line component below 20 m. urrent imitation The current limiter starts to discharge Pin 7 capacitor (reference speed) as the motor current reaches the designed threshold level. The loop gain is determined by the resistor connecting Pin 3 to the series shunt. xperience has shown that its optimal value for a 0 rms limitation is within 2.0 kω. Pin 3 input has a sensitivity in current which is limited to reasonable values and should not react to spikes. If not used, Pin 3 must be connected to a maximum positive voltage of 5.0 rather than be left open. oop tability The Pin 6 network is predominant and must be adjusted experimentally during module development. The values indicated in igure 4 are typical for washing machine applications but accept large modifications from one model to another. R6 (the sole restriction) should not go below 33 k, otherwise slew rate limitation will cause large transient errors for load steps. igure 2. cceleration Ramp igure 3. Programmable ouble cceleration Ramp Pin 5 peeds Pin 5 fixed set value Pin 4 igh cceleration Ramp Pin 7 igh cceleration Ramp t istribution ow cceleration Ramp 0 0 Pin 6 = = 2 t 4 02 OTORO O I I T

7 T085 igure 4. asic pplication ircuit peed/ramp elector Resistive etwork Tacho enerator µ 00 µ k Ramp R7 500 k R 470 k R5 R0 R4 peed 820 p.0 µ R k 47 k 68 k.0 µ µ.0 µ 50 k 50 k T µ R6 68 k n n 3 3 R3 2.7 k R2 820 k n 22 k 220n hunt 50 mω urrent limitation: 0 adjusted by R4 experimentally Ramps igh acceleration: 3200 rpm per second istribution ramp: 0 s from 850 to 300 rpm peeds: Wash 800 rpm istribution 300 pin : 7500 pin 2: 5,000 Pin 5 oltage et: 609 m Including nonlinearity corrections 996 m Including nonlinearity corrections 5,92 Including nonlinearity corrections 2,000 djustment point otor peed Range: 0 to 5,000 rpm Tachogenerator 8 poles delivering 30 peak to peak at 6000 rpm, in open circuit / actor: 8 m per rpm (2 full speed) Pin = 680 p = 5.3 Triac X Igt min = 90 m to cover Quad I at 0 OTORO O I I T 4 03

8 T085 igure 5. P oard ayout k n 47 n 470 k 820 p µ 470 µ T2 T round onnection 0.22 µ 4 04 OTORO O I I T

9 T085 igure 6. istribution peed k < 2 or k =.6, R3 = 0.6 (R + R2), R3 within 4 seconds pin (defined by R5/R4 + R5) istribute and pin ontact R3 R2 R4 Pin 5 2Pin 6 0 2Pin 6t Pin 6 Pin 6 0 Pin 6t R R5 k < 2 t igure 7. istribution peed k > 2 pin + Pin 6 2Pin 6t 2Pin 6 Pin 5 0 Pin 6 Pin 6t 0 k > 2 t OTORO O I I T 4 05

10 T085 igure 8. implified chematic I6 25 µ 5.0 µ OITORI I* I µ I2 O for Ip2 = 0 I3 +.2 m 0.7 nable for Ip # 0 R=R2 R.2 m + I R2 0.7 I *(P2 connected) and (O) and (P5>80 m) Then ( I O), ( I2 O), ( I4 O) and ( I5 O) m 4 06 OTORO O I I T

11 Tape and Reel Options In rief... otorola offers the convenience of Tape and Reel packaging for our growing family of standard integrated circuit products. Reels are available to support the requirements of both first and second generation pick and place equipment. The packaging fully conforms to the latest I 48 specification. The antistatic embossed tape provides a secure cavity, sealed with a peel back cover tape. Page Tape and Reel onfigurations Tape and Reel Information Table nalog PQ Table OTORO O I I T 2

12 Tape and Reel onfigurations echanical Polarization OI and icro 8 I Typical P I Typical PI User irection of eed User irection of eed P and 2P I Typical User irection of eed OT 23 (5 Pin) I Typical OT 89 (3 Pin) I Typical OT 89 (5 Pin) I Typical User irection of eed User irection of eed User irection of eed 2 2 OTORO O I I T

13 Tape and Reel onfigurations (continued) TY (Preferred) TO 92 Reel tyles TY arrier trip dhesive Tape Rounded ide arrier trip dhesive Tape lat ide ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ eed eed Rounded side of transistor and adhesive tape visible. lat side of transistor and adhesive tape visible. TY P (Preferred) dhesive Tape On Top ide TO 92 mmo Pack tyles TY dhesive Tape On Top ide Rounded ide É ÉÉ É eed arrier trip lat ide É eed ÉÉ É arrier trip abel Rounded side of transistor and adhesive tape visible. abel lat side of transistor and adhesive tape visible. tyle P ammo pack is equivalent to tyles and of reel pack dependent on feed orientation from box. tyle ammo pack is equivalent to tyle of reel pack dependent on feed orientation from box. TO 92 I Radial Tape in an old ox or On Reel W2 4 5 W W T T 2 T2 P2 P2 P P OTORO O I I T 2 3

14 Tape and Reel Information Table Package Tape Width evices() Reel ize evice (mm) per Reel (inch) uffix O 8, OP 8 2 2,500 3 R2 O 4 6 2,500 3 R2 O 6 6 2,500 3 R2 O 6, O 8+8 WI 6,000 3 R2 O 20 WI 24,000 3 R2 O 24 WI 24,000 3 R2 O 28 WI 24,000 3 R2 O 28 WI 32,000 3 R3 icro 8 2 2,500 3 R2 P 20 6,000 3 R2 P R2 P R2 P R2 P R2 P R2 TO 226 (TO 92)(2) 8 2,000 3 R, R, RP, or R (mmo Pack) only P 6 2,500 3 R 2P R4 OT 23 (5 Pin) 8 3,000 7 TR OT 89 (3/5 Pin) 2,000 7 T () inimum order quantity is reel. istributors/o customers may break lots or reels at their option, however broken reels may not be returned. (2) Integrated circuits in TO 226 packages are available in tyes and only, with optional mmo Pack (uffix RP or R). The R and RP configurations are preferred. or ordering information please contact your local otorola emiconductor ales Office. 2 4 OTORO O I I T

15 nalog PQ Table Tape/Reel and mmo Pack P OI icro 8 TO 92 P 2P OT 23 (5 Pin) OT 89 (3 Pin) OT 89 (5 Pin) Package Type Package ode PQ ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /mmo Pack ase /reel ase /reel ase /reel ase /reel ase /reel OTORO O I I T 2 5

16 2 6 OTORO O I I T

17 Packaging Information In rief... The packaging availability for each device type is indicated on the individual data sheets and the elector uide. ll of the outline dimensions for the packages are given in this section. The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature can be found from the equation: T(max) T P(T) = Rθ(Typ) where: P(T) = Power issipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply voltages and supply currents at the worst case operating condition. T(max) = aximum operating unction Temperature as listed in the aximum Ratings ection. ee individual data sheets for T(max) information. T = aximum desired operating mbient Temperature Rθ(Typ) = Typical Thermal Resistance unction-to- mbient OTORO O I I T 3

18 ase Outline imensions P, P, Z UIX (TO-226/TO-92) IU R. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. OTOUR O P YO IIO R I UOTRO. 4. IIO PPI TW P. IIO PPY TW IIU. IIO I UOTRO I P YO IIO IIU. 2 3 TI X X P TIO X X I IITR P R , T UIX IU Y TI T. IIOI TORI PR I Y4.5, OTROI IIO: I Y Q U 3 P 0.25 (0.00) Y R I IITR Q R T U OTORO O I I T

19 T UIX IU Q P OPTIO R TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT IU ITROT R (R) PROTRUIO. IIO IUI PROTRUIO OT X (.092) XIU. 5 U 5X 0.04 (0.356) T P 5X I IITR Q U T, T UIX IU 5 Q U 5X P 0.0 (0.254) T P OPTIO R 5X 0.24 (0.60) T W TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT IU ITROT R (R) PROTRUIO. IIO IUI PROTRUIO OT X (.092) XIU. I IITR Q U W T UIX 34 0 IU Q TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT IU ITROT R (R) PROTRUIO. IIO IUI PROTRUIO OT X 0.92 (0.043) XIU. 5 I IITR Q P (0.04) T Q OTORO O I I T 3 3

20 T, T UIX IU Q U 5 P TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT IU ITROT R (R) PROTRUIO. IIO IUI PROTRUIO OT X 0.92 (0.043) XIU. I IITR Q U (0.04) T Q T- UIX (P) IU R. IIOI TORI PR I Y4.5, OTROI IIO: I TI I IITR R P 0.3 (0.005) T T UIX (P) IU Y 3 4 R P 0.3 (0.005) T TI U Z. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR R U Z OTORO O I I T

21 P,, P, P UIX IU IIO TO TR O W OR PR. 2. P OTOUR OPTIO (ROU OR QUR ORR). 3. IIOI TORI PR I Y4.5, OT 2 TI 0.3 (0.005) T IITR I , P, -4, P2 UIX IU WITI 0.3 (0.005) RIU O TRU POITIO T TI T XIU TRI OITIO. 2. IIO TO TR O W OR PR. 3. IIO O OT IU O. 4. ROU ORR OPTIO. 4 TI I IITR P2,, P, P UIX IU R P 0.25 (0.00) T TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O. 5. ROU ORR OPTIO. I IITR OTORO O I I T 3 5

22 , P, P2, UIX (IP 6) IU 6 9. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O. 5. ITR OTIO TW 4 5, TI 8 OT 5 6 P 6 P 0.3 (0.005) T I IITR (0.005) T P UIX (IP 6) IU O P R 3 P 0.25 (0.00) T TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O PROTRUIO. 5. O OR PROTRUIO OT X 0.25 (0.00). 6. ROU ORR OPTIO. I IITR P R P UIX IU 24 Q P TI. WITI 0.3 (0.005) RIU O TRU POITIO T TI T XIU TRI OITIO. 2. IIO TO TR O W OR PR. IITR I P Q OTORO O I I T

23 ,,, P UIX IU POITIO TOR O (), WITI 0.25 (0.00) T XIU TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT IU O. 8 TI IITR I P UIX IU 28. POITIO TOR O (), WITI 0.25 (0.00) T XIU TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT IU O IITR I TI P UIX 7-03 IU POITIO TOR O (), WITI 0.25 (0.00) T XIU TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT IU O. 20 TI IITR I OTORO O I I T 3 7

24 , P, P-3 UIX (IP 24) IU TI P 0.25 (0.00) T 24 P OT 0.25 (0.00) T. R OTOUR OPTIO. 2. IIO TO TR O W OR PR. 3. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR , P, P UIX IU 20 TI P 0.25 (0.00) T 20 P 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O. I IITR ,, 2 UIX (O-8, OP-8) IU R IIOI TORI PR Y4.5, IIO R I IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 PR I. 5. IIO O OT IU O PROTRUIO. OW R PROTRUIO 0.27 TOT I X O T IIO T XIU TRI OITIO. 8 e 0.25 TI 0.0 h X 45 IITR I I X e h OTORO O I I T

25 UIX (O-4) IU 4 TI P 7 P 7 P 0.25 (0.00) T 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.27 (0.005) TOT I X O T IIO T XIU TRI OITIO. IITR I P R UIX (O-6) IU 6 TI P 0.25 (0.00) T P 8 P 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.27 (0.005) TOT I X O T IIO T XIU TRI OITIO. IITR I P R W, P UIX (O-20, O 20) IU X (0.25) T 8X 0X P 0.00 (0.25) TI R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.50 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.005) TOT I X O IIO T XIU TRI OITIO. IITR I P R OTORO O I I T 3 9

26 W UIX (O-24, OP (6+4+4)) IU 24 TI X 2 24X 0.00 (0.25) T 22X P 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.005) TOT I X O IIO T XIU TRI OITIO. IITR I P R W UIX (O-28, OI 28) IU X P 0.00 (0.25). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.005) TOT I X O IIO T XIU TRI OITIO. 28X 0.00 (0.25) T 26X 4 R X 45 TI IITR I P R W UIX (O-6, OP 6, OP-8+8) IU X 4X 0.00 (0.25) T 8 8X P TI 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.005) TOT I X O IIO T XIU TRI OITIO. IITR I P R OTORO O I I T

27 UIX 75 0 (O 6) IU O TI 4 X 0.25 (0.00) T 6 P 0.25 (0.00) R X 45 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT IU O PROTRUIO. 4 XIU O PROTRUIO 0.5 (0.006) PR I. 5 IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.27 (0.005) TOT I X O T IIO T XIU TRI OITIO. IITR I P R W UIX 75 0 (OP 6) IU O 6 T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O PROTRUIO. 4. XIU O PROTRUIO 0.5 (0.006) PR I. P 0.00 (0.25) 5. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.005) TOT I 8 X O IIO T XIU TRI OITIO. 3X 0.00 (0.25) T IITR I R X P R TI T X OTORO O I I T 3

28 762-0 Plastic edium Power Package (IP-9) IU 9 R Q TI Y 0.25 (0.00) T U 9 W 9 P X 0.25 (0.00) T 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. IITR I Q R U W X Y UIX (P-20) IU 20 Y R W (0.80) T U (0.80) T Z X 0.00 (0.250) T IW. TU,, TRI WR TOP O OUR XIT PTI OY T O PRTI I. 2. IIO, TRU POITIO TO UR T TU, TI. 3. IIO R U O OT IU O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y UP TO 0.02 (0.300). IIO R U R TRI T T OUTROT XTR O T PTI OY XUI O O, TI R URR, T URR ITR, UT IUI Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT IU R PROTRUIO OR ITRUIO. T R PROTRUIO() OT U T IIO TO RTR T (0.940). T R ITRUIO() OT U T IIO TO R T (0.635). Z R (0.80) T (0.80) T (0.00) TI IW 0.00 (0.250) T IW (0.80) T (0.80) T I IITR R U W X Y Z OTORO O I I T

29 UIX (P 28) IU Y R (0.80) T U (0.80) T Z 28 W X IW 0.00 (0.250) T Z R (0.80) T (0.80) T (0.80) T IW (0.00) TI (0.80) T 0.00 (0.250) T IW. TU,, TRI WR TOP O OUR XIT PTI OY T O PRTI I. 2. IIO, TRU POITIO TO UR T TU, TI. 3. IIO R U O OT IU O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y UP TO 0.02 (0.300). IIO R U R TRI T T OUTROT XTR O T PTI OY XUI O O, TI R URR, T URR ITR, UT IUI Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT IU R PROTRUIO OR ITRUIO. T R PROTRUIO() OT U T IIO TO RTR T (0.940). T R ITRUIO() OT U T IIO TO R T (0.635). I IITR R U W X Y Z OTORO O I I T 3 3

30 UIX (P) IU Y R Z 0.007(0.80) T U 0.007(0.80) T X IW 0.00 (0.25) T 44 W 0.007(0.80) T Z R 0.00 (0.25) T. TU,, R TRI WR TOP O OUR XIT PTI OY T O PRTI I. 2. IIO, TRU POITIO TO UR T TU, TI. 3. IIO R U O OT IU O. OW O I 0.00 (0.25) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I (0.80) T 0.007(0.80) T IW (0.0) TI IW 6. T P TOP Y R T T P OTTO Y UP TO 0.02 (0.300). IIO R U R TRI T T OUTROT XTR O T PTI OY XUI O O, TI R URR, T URR ITR, UT IUI Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT IU R PROTRUIO OR ITRUIO. T R PROTRUIO() OT U T IIO TO RTR T (0.940). T R ITRUIO() OT U T IIO TO R T (0.635) (0.80) T I IITR R U W X Y Z UIX 803 PRIIRY 20 0 P (0.005) 0 20 P 0.3 (0.005) T 0.0 (0.004) TI 6 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 8 IIO O OT IU O PROTRUIO. 9 XIU O PROTRUIO 0.5 (0.008) PR I. 0 IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.3 (0.006) TOT I X O T IIO T XIU TRI OITIO. IITR I * 0.488* *PPROXIT 3 4 OTORO O I I T

31 T UIX (5-Pin ZIP) IU PI U 5X R Q P PI (0.254) T P Q Y 5X TI (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT IU O OR PROTRUIO. 4. IIO O OT IU O OR PROTRUIO. 5. O OR PROTRUIO OT X 0.00 (0.250). 6. IIO O OT IU R PROTRUIO. OW PROTRUIO (0.076) TOT I X O T IIO. T XIU TRI OITIO. I IITR R U R R Y T UIX IU P PI R 5X U 7X 5 Q PI (0.254) T P Y TI 5X (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT IU O OR PROTRUIO. 4. IIO O OT IU O OR PROTRUIO. 5. O OR PROTRUIO OT X 0.00 (0.250). 6. T 7. IIO O OT IU R PROTRUIO. OW PROTRUIO (0.076) TOT I X O T IIO. T XIU TRI OITIO. I IITR Q R U Y R R OTORO O I I T 3 5

32 T UIX (TQP 44) IU O Z, U, Z T U T U TI 23 U 0.20 (0.008) Z 0.05 (0.002) Z 0.20 (0.008) Z PTI ÇÇÇÇ ÉÉÉÉ TI T (0.008) T U Z 0.05 (0.002) T U 0.20 (0.008) T U Z TIO 0.20 (0.008) T U Z R W Q X IW Y TI 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, U Z TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. R PROTRUIO OT U T IIO TO X (0.02). IITR I R 2 R Q 5 5 R W R R X.000 R R Y 2 R 2 R 3 6 OTORO O I I T

33 UIX (QP) IU (0.008) T,, PI IT 0.20 (0.008) 0.05 (0.002) IW Y 3 P IW Y 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) T PTI ÇÇÇ ÉÉÉ T 0.20 (0.008) T 40X TIO 44 P W Y IW P TU 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. R PROTRUIO OT U T IIO TO X (0.02). TU IW P R R R R2 2 IITR I W Y R 0.08 R R R R R OTORO O I I T 3 7

34 UIX IU O 64 Z , U, Z TI U 0.20 (0.008) Z T U Z (0.002) 0.20 (0.008) Z T U TI P (0.008) (0.002) T U 0.20 (0.008) T U T U Z Z T ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ 0.20 (0.008) T U Z TIO Y 0.0 (0.004) TI R W TI X Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, U Z TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00 ) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. R PROTRUIO OT U T IIO TO X (0.04). IITR I R 2 R P Q 5 5 R W R R X Y.000 R 2 R R 2 R 3 8 OTORO O I I T

35 UIX (icro 8) IU 8. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT IU O, PROTRUIO OR T URR. O, PROTRUIO OR T URR OT X 0.5 (0.006) PR I. 4. IIO O OT IU ITR OR PROTRUIO. ITR OR PROTRUIO OT X 0.25 (0.00) PR I. PI I TI (0.005) 8 P 0.08 (0.003) T IITR I OTORO O I I T 3 9

36 UIX (TQP 52) IU TI 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) TI,, (0.008) 0.05 (0.002) 0.20 (0.008) T TI TU 0.02 (0.008) TIO 0.0 (0.004) TI U T W TI X R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.08 (0.003) TOT I X O T IIO T XIU TRI OITIO. R OT OT O T OWR RIU OR T OOT. IITR I R R Q R T U W X.6 R R 3 20 OTORO O I I T

37 UIX IU 52 4X 4X TIP 0.20 (0.008) 0.20 (0.008) T X X=,, X IW Y IW Y PTI ÉÉÉ ÉÉÉ ÇÇÇ U 0.3 (0.005) T TIO ROTT 90 OWI T 4X θ2 0.0 (0.004) T TI 4X θ3 IW (0.002) IW W θ Z θ 2 X R R 0.25 (0.00). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00) PR I. IIO O IU O IT R TRI T TU IIO O OT IU R PROTRUIO. R PROTRUIO OT U T WIT TO X 0.46 (0.08). IIU P TW PROTRUIO T OR PROTRUIO 0.07 (0.003). IITR I R R R U W 0.20 R R Z.00 R R θ θ 0 0 θ2 2 R 2 R θ OTORO O I I T 3 2

38 UIX IU O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O. XIU O 0.25 (0.00). TI 2 42 P 0.25 (0.00) T 42 P 0.25 (0.00) T I IITR UIX (IP) IU O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT IU O. XIU O 0.25 (0.00) TI P 0.25 (0.00) T 56 P 0.25 (0.00) T I IITR OTORO O I I T

39 , T UIX (TQP 32) IU TI (0.008) 0.05 (0.002) 0.20 (0.008) P,, TI (0.008) 0.05 (0.002) 0.20 (0.008) T TI 0.20 (0.008) TIO IW ROTT 90 OWI TI TU 0.0 (0.004) TU TI X U T R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I 0.25 (0.00) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. OW R PROTRUIO 0.08 (0.003) TOT I X O T IIO T XIU TRI OITIO. R OT OT O T OWR RIU OR T OOT. IITR I R R P Q R T U X.00 R R OTORO O I I T 3 23

40 T UIX (23-Pin ZIP) IU 23. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT IU O OR PROTRUIO. 4. IIO O OT IU O OR PROTRUIO. 5. O OR PROTRUIO OT X 0.00 (0.250). 6. IIO O OT IU R PROTRUIO. OW PROTRUIO (0.076) TOT I X O T IIO T XIU TRI OITIO. U R PI P PI 23 23X 0.00 (0.254) T Q Y 23X W TI (0.60) T I IITR P R U R R W Y OTORO O I I T

41 T UIX (TQP 48) IU 48 P 4X (0.008) T U Z 9 TI Y U 2 25, U, Z TI Y 3 24 Z TOP & OTTO R 4X (0.008) T U Z U (0.00) (0.003) TI W X Q T ÇÇÇ ÇÇÇ ÉÉÉ (0.003) T U Z TIO. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. TU I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. TU, U, Z TO TRI T TU. 5. IIO TO TRI T TI. 6. IIO O OT IU O PROTRUIO. OW PROTRUIO I (0.00) PR I. IIO O IU O IT R TRI T TU. 7. IIO O OT IU R PROTRUIO. R PROTRUIO OT U T IIO TO X (0.04). 8. IIU OR PT TI (0.0003). 9. XT P O ORR I OPTIO. IITR I I I R 2 R P I 0.00 I Q 5 5 R W R R X.000 R R OTORO O I I T 3 25

42 2T UIX IU TRI 4 U. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOUR OPTIO WITI IIO. 4. IIO U TI IIU OUTI UR OR TRI IIO O OT IU O OR T PROTRUIO. O T PROTRUIO OT TO X (0.635) XIU (0.254) T OPTIO R I IITR R.295 R X 3.75 X R.270 R P R 5 R 5 R 0.6 R R U I I I I P R 2T UIX (2P) IU 0.00 (0.254) T OPTIO R TRI 6 U. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOUR OPTIO WITI IIO. 4. IIO U TI IIU OUTI UR OR TRI IIO O OT IU O OR T PROTRUIO. O T PROTRUIO OT TO X (0.635) XIU. I IITR R.270 R P R 5 R 5 R 0.6 R R U I I I I R P 3 26 OTORO O I I T

Amplifiers JFET INPUT OPERATIONAL AMPLIFIERS

Amplifiers JFET INPUT OPERATIONAL AMPLIFIERS These low cost T input operational amplifiers combine two state of the art linear technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched

More information

OPERATIONAL AMPLIFIER

OPERATIONAL AMPLIFIER The 74 was designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components. o requency ompensation Required hort ircuit

More information

MC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER

MC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER The 33076 operational amplifier employs bipolar technology with innovative high performance concepts for audio and industrial applications. This device uses high frequency PP input transistors to improve

More information

MC1723C VOLTAGE REGULATOR

MC1723C VOLTAGE REGULATOR The 723 is a positive or negative voltage regulator designed to deliver load current to 50 mdc. Output current capability can be increased to several amperes through use of one or more external pass transistors.

More information

Representative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA

Representative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA The 7800, eries of positive voltage regulators are inexpensive, easytouse devices suitable for a multitude of applications that require a regulated supply of up to 00 m. ike their higher powered 7800 and

More information

LOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS

LOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS These low noise T input operational amplifiers combine two state of the art analog technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched

More information

SG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS

SG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS The 3525, 3527 pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on chip +5. reference

More information

PRECISION OPERATIONAL AMPLIFIERS

PRECISION OPERATIONAL AMPLIFIERS The is a precision, low drift operational amplifier providing the best features of existing T and ipolar op amps. Implementation of super gain transistors allows reduction of input bias currents by an

More information

SEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs

SEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs IONUTOR TNI T The 1658 is a voltage controlled multivibrator which provides appropriate level shifting to produce an output compatible with III and 10,000 logic levels. requency control is accomplished

More information

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration G417/418/419 Precision MO Analog witches Features Benefits Applications 1-V Analog ignal Range On-Resistance r (on) : 2 Fast witching Action t ON : 1 ns Ultra Low Power Requirements P :3 nw TTL and MO

More information

Integrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated

Integrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated reescale emiconductor Technical Data Integrated ilicon Pressure ensor ltimeter/arometer Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The PX4115 series is designed to sense

More information

L4970A 10A SWITCHING REGULATOR

L4970A 10A SWITCHING REGULATOR L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE

More information

Low-Power, High-Speed CMOS Analog Switches

Low-Power, High-Speed CMOS Analog Switches New Product G1B/3B/5B Low-Power, High-peed MO Analog witches FEATURE BENEFIT APPLIATION 44-V upply Max Rating 15-V Analog ignal Range On-Resistance r (on) : 23 Low Leakage I (on) : pa Fast witching t ON

More information

5-V Low Drop Fixed Voltage Regulator TLE

5-V Low Drop Fixed Voltage Regulator TLE 5- Low Drop Fixed oltage Regulator TLE 471- Features Output voltage tolerance ±% Low-drop voltage Integrated overtemperature protection Reverse polarity protection Input voltage up to 4 Overvoltage protection

More information

AOZ6115 High Performance, Low R ON, SPST Analog Switch

AOZ6115 High Performance, Low R ON, SPST Analog Switch OZ6115 High Performance, Low R ON, PT nalog witch General Description The OZ6115 is a high performance single-pole single-throw (PT), low power, TTL-compatible bus switch. The OZ6115 can handle analog

More information

Quad SPST CMOS Analog Switches

Quad SPST CMOS Analog Switches Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply

More information

Maintenance/ Discontinued

Maintenance/ Discontinued Cs for CD/CD-RM Player AN886SB 4ch. Linear Driver C for CD/CD-RM verview The AN886SB is a 4ch. driver using the power operational amplifier method. t employs the surface mounting type package superior

More information

5-V Low Drop Voltage Regulator TLE 4263

5-V Low Drop Voltage Regulator TLE 4263 5- Low Drop oltage Regulator TLE 4263 Features Output voltage tolerance ±2% 2 ma output current capability Low-drop voltage ery low standby current consumption Overtemperature protection Reverse polarity

More information

KHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description

KHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description SIUTR TI T 952P1/1/2 S I T TRSISTR eneral escription 952P1 This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.

More information

5-V Low-Drop Fixed Voltage Regulator TLE 4269

5-V Low-Drop Fixed Voltage Regulator TLE 4269 5-V Low-Drop Fixed Voltage Regulator TLE 4269 Features Output voltage tolerance ±2 % 15 ma current capability Very low current consumption Early warning Reset output low down to V Q = 1 V Overtemperature

More information

*1. Attention should be paid to the power dissipation of the package when the output current is large.

*1. Attention should be paid to the power dissipation of the package when the output current is large. S-1313 Series www.ablic.com www.ablicinc.com SUPER LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR ABLIC Inc., 211-216 Rev.2.1_1 The S-1313 Series, developed by using the CMOS technology, is

More information

70 mv typ. (2.8 V output product, I OUT = 100 ma)

70 mv typ. (2.8 V output product, I OUT = 100 ma) S-1335 Series www.ablicinc.com HIGH RIPPLE-REJECTION SOFT-START FUNCTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.3_2 The S-1335 Series, developed by using the CMOS technology, is a positive voltage

More information

5-V Low Drop Fixed Voltage Regulator TLE 4279

5-V Low Drop Fixed Voltage Regulator TLE 4279 5-V Low Drop Fixed Voltage Regulator TLE 4279 Features Output voltage tolerance ±2% 15 ma current capability Very low current consumption Early warning Reset output low down to V Q = 1 V Overtemperature

More information

IGBT Designer s Manual

IGBT Designer s Manual IGBT Designer s Manual Data Sheets The IGBT devices listed in this Designer s Manual represent International Rectifier s IGBT line as of August, 994. The data presented in this manual supersedes all previous

More information

IRGPC50F Fast Speed IGBT

IRGPC50F Fast Speed IGBT INSULATED GATE BIPOLAR TRANSISTOR PD - 9.695A Fast Speed IGBT Features Switching-loss rating includes all "tail" losses Optimized for medium operating frequency ( to khz) See Fig. for urrent vs. Frequency

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Maintenance/ Discontinued

Maintenance/ Discontinued oltage Regulators N7xx/N7xxF Series 3-pin positive output voltage regulator ( type) Overview The N7xx series and the N7xxF series are 3- pin, fixed positive output type monolithic voltage regulators. Stabilized

More information

SGM800 Low-Power, SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

SGM800 Low-Power, SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay GENERAL DESCRIPTION The low-power micro-processor supervisor circuit monitors system voltages from 1.6V to 5V. This device performs a single function: it asserts a reset signal whenever the V CC supply

More information

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS MICRONAS INTERMETALL HAL1...HAL, HAL Hall Effect Sensor ICs Edition May, 1997 1--1DS MICRONAS HAL1...HAL HAL Hall Effect Sensor IC in CMOS technology Common Features: switching offset compensation at khz

More information

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch OZ6135 High Performance, Low R ON, 1Ω PDT nalog witch General Description The OZ6135 is a high performance single-pole double-throw (PDT), low power, TTL-compatible bus switch. The OZ6135 can handle analog

More information

±1.0% (1.0 V to 1.45 V output product : ±15 mv)

±1.0% (1.0 V to 1.45 V output product : ±15 mv) S-1135 Series www.sii-ic.com HIGH RIPPLE-REJECTION LOW DROPOUT MIDDLE OUTPUT CURRENT CMOS VOLTAGE REGULATOR Seiko Instruments Inc., 28-21 Rev.2._ S-1135 Series, developed using the CMOS technology, is

More information

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT 9-728; Rev ; 9/0 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (Ω max) and guaranteed on-resistance flatness over the signal

More information

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description SIUTR TI T 26P//2 S I T TRSISTR eneral escription 26P This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.

More information

Quad SPST CMOS Analog Switches

Quad SPST CMOS Analog Switches Quad PT MO Analog witches ERIPTION The G441/442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally closed function.

More information

POWER SUPPLY ANALYSIS AND DESIGN EXERCISE MR uf. = L sec. (FL ) N sec. sec = L pri. sec 2 V FL VRIP

POWER SUPPLY ANALYSIS AND DESIGN EXERCISE MR uf. = L sec. (FL ) N sec. sec = L pri. sec 2 V FL VRIP ELETRON 3 POWER UPPLY NLY ND DEGN EXERE No.1 Power upply nalysis MR 750 11 5 60 H z 5 REGULTOR 0 to 166N10 5000 u in 1 u 0. 1 u o L O D ) Using chade curves, detere the following: in (NL), in (L), (NL),

More information

LM148 Low Power Quad 741 Operational Amplifier

LM148 Low Power Quad 741 Operational Amplifier Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with

More information

10 23, 24 21, 22 19, , 14

10 23, 24 21, 22 19, , 14 MWI -T7T Six-Pack Trench IGBT = S = (sat) typ. = 1.7 Part name (Marking on product) MWI -T7T, 1, 1 1 9 17 NTC 1 3, 1, 19, E773 1 3 7 11 Pin configuration see outlines. 7, 13, 1 Features: Trench IGBT technology

More information

The IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal mode.

The IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal mode. TECHNICAL DATA INTERAL- and WIPE/WASH WIPER CONTROL IC IK642B The IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal

More information

SC1301A/B. 2A High Speed Low-Side MOSFET Driver in SOT-23 POWER MANAGEMENT. Applications. Typical Application Circuit

SC1301A/B. 2A High Speed Low-Side MOSFET Driver in SOT-23 POWER MANAGEMENT. Applications. Typical Application Circuit 查询 SC1301B 供应商 Description The is a cost effective single-channel highspeed MOSFET driver. The driver is capable of driving a 1000pF load in 0ns rise/fall time and has a 60ns propagation delay time from

More information

PS391/PS392/PS393. Precision, Quad, SPST, Analog Switches. Description

PS391/PS392/PS393. Precision, Quad, SPST, Analog Switches. Description PS39/PS39/PS393 379379379379379379379379379379379379379 Precision, Quad, SPST, Analog Switches Features Low On-Resistance, ohms typ) Minimizes Disttion and Err oltages On-Resistance Match Between hannels,

More information

Dual Low Dropout Voltage Regulator

Dual Low Dropout Voltage Regulator Dual Low Dropout Voltage Regulator TLE 4473 GV55-2 Features Stand-by output 190 ma; 5 V ± 2% Main output: 300 ma, 5 V tracked to the stand-by output Low quiescent current consumption Disable function separately

More information

Improved, Dual, High-Speed Analog Switches

Improved, Dual, High-Speed Analog Switches -477; Rev ; 6/ Improved, ual, High-peed Analog witches General escription Maxim's redesigned G4// analog switches now feature guaranteed low on-resistance matching between switches (Ω max) and guaranteed

More information

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00 TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface

More information

SGM802 Low-Power, SC70/SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

SGM802 Low-Power, SC70/SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay Low-Power, SC70/SOT µp Reset Circuit with GENERAL DESCRIPTION The low-power micro-processor supervisor circuit monitors system voltages from 1.6V to 5V. This device performs a single function: it asserts

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEIODUTOR TEHI DT High Performance Silicon ate OS The 54/74H02 is identical in pinout to the S02. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with

More information

IRGPC40UD2 UltraFast CoPack IGBT

IRGPC40UD2 UltraFast CoPack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT REOVERY DIODE PD - 9.88A UltraFast opack IGBT Features Switching-loss rating includes all "tail" losses HEXFRED TM soft ultrafast diodes Optimized

More information

Time - timing relays 1 Industrial relays, solid state output, width 22.5 mm

Time - timing relays 1 Industrial relays, solid state output, width 22.5 mm haracteristics Zelio ime - timing relays Industrial relays, solid state output, width. mm Presentation 08 he E9 range of relays is designed for simple, repetitive applications with short and intensive

More information

MAX6325/MAX6341/MAX6350

MAX6325/MAX6341/MAX6350 VILLE 19-123; Rev 1; 1/1 Pin onfiguration 8V TO 36V INPUT TOP VIEW 2.2µF * NR IN TRI REFERENE 2.2µF * I.. IN NR 1 2 3 4 DIP/SO 8 7 6 5 I.. I.. TRI *OPTIONL I.. = INTERNLLY ONNETED; DO NOT USE For pricing,

More information

Standard Rectifier Module

Standard Rectifier Module Standard ectifier Module = 2x16 M I = 31 A FA F = 1.3 Phase leg Part number MDD312-16N1 Backside: isolated 2 1 3 Features / Advantages: Applications: Package: Y1 Package with B ceramic Improved temperature

More information

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output) 74UPG9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8 V to.6 V V Supply Operation.6 V Over-Voltage Tolerant I/Os at V from 0.8V to.6 V Extremely High Speed

More information

Symbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R

Symbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R Sxx15x & Sxx16x Series RoHS Description Excellent unidirectional switches for phase control applications such as heating and motor speed controls. Standard phase control SRs are triggered with few milliamperes

More information

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1 19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.

More information

AN78xx/AN78xxF Series

AN78xx/AN78xxF Series 3-pin positive output voltage regulator ( type) Overview The N7xx series and the N7xxF series are 3- pin, fixed positive output type monolithic voltage regulators. Stabilized fixed output voltage is obtained

More information

STARPOWER IGBT GD40PIK120C5S. General Description. Features. Typical Applications. Equivalent Circuit Schematic SEMICONDUCTOR

STARPOWER IGBT GD40PIK120C5S. General Description. Features. Typical Applications. Equivalent Circuit Schematic SEMICONDUCTOR STARPOWER SEMIONDUTOR IGBT GD4PIK125S 12V/4A PIM in one-package General Description STARPOWER IGBT Power Module provides ultra low conduction loss as well as short circuit ruggedness. They are designed

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD U74C563 UNISONIC TECNOOGIES CO., TD OCTA TRANSPARENT D-TYPE ATCES WIT 3-STATE OUTPUTS DESCRIPTION The U74C563 is a octal traparent D-TYPE latches with 3-state outputs. When the latch-enable (E) is high,

More information

N-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D.

N-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D. amhop Microelectronics C orp. T U/1955NL N-C hannel E nhancement Mode Field E ffect Transistor rp,12 25 ver1.2 P R OUC T UMMR Y V I R (ON) ( m Ω ) Max 55V 55 @ V G = V 8 @ VG = 4.5V F E T UR E uper high

More information

Six-Pack XPT IGBT MIXA30W1200TMH. V CES = 1200 V I C25 = 43 A V CE(sat) = 1.8 V. Part name (Marking on product) MIXA30W1200TMH

Six-Pack XPT IGBT MIXA30W1200TMH. V CES = 1200 V I C25 = 43 A V CE(sat) = 1.8 V. Part name (Marking on product) MIXA30W1200TMH MIX3W12TMH Six-Pack XPT IGBT S = 12 25 = 43 (sat) = 1.8 Part name (Marking on product) MIX3W12TMH E 72873 Pin configuration see outlines. Features: High level of integration - only one power semiconductor

More information

HIGH CURRENT BRIDGE DRIVER and 4-20mA Transmitter

HIGH CURRENT BRIDGE DRIVER and 4-20mA Transmitter XTR1 HIGH CURRENT RIDGE DRIVER and 4-2mA Transmitter FEATURES SENSOR EXCITATION OF 1W VARIALE EXCITATION VOLTAGE: 1.V to.v SINGLE SUPPLY: 11.4V to 3VDC INRUSH CURRENT LIMITING 4-2mA TRANSMITTER APPLICATIONS

More information

Converter - Brake - Inverter Module (CBI 1) Trench IGBT

Converter - Brake - Inverter Module (CBI 1) Trench IGBT Converter - Brake - Inverter Module (CBI 1) Trench IGBT Preliminary data Three Phase Rectifier Brake Chopper Three Phase Inverter RRM = 16 CES = 12 CES = 12 I DM25 = 151 I C25 = 19 I C25 = 43 I FSM = 32

More information

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units V DSS 40 V V GS Max ± 6 V R DS(on) max (@V GS = V) 56 mω G 3 D PD - 96309A HEXFET Power MOSFET R DS(on) max (@V GS = 4.5V) Application(s) Load/ System Switch DC Motor Drive 78 mω S 2 Micro3 TM (SOT-23)

More information

S-1000 Series ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR. Features. Applications. Packages. Seiko Instruments Inc. 1.

S-1000 Series ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR. Features. Applications. Packages. Seiko Instruments Inc. 1. S-1000 Series www.sii-ic.com ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR Seiko Instruments Inc., 2004-2015 Rev.3.1_00 The S-1000 series is a series of high-precision voltage detectors developed

More information

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages.  ABLIC Inc., Rev.1. www.ablicinc.com REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.2_2 The, developed by using the CMOS technology, is a positive voltage regulator IC of 15 ma output current,

More information

Features. Description. Table 1. Device summary. Order code Marking Packages Packing. STGD19N40LZ GD19N40LZ DPAK Tape and reel

Features. Description. Table 1. Device summary. Order code Marking Packages Packing. STGD19N40LZ GD19N40LZ DPAK Tape and reel Automotive-grade 390 V internally clamped IGBT E SCIS 180 mj Features Datasheet - production data TAB DPAK 1 3 AEC-Q101 qualified 180 mj of avalanche energy @ T C = 150 C, L = 3 mh ESD gate-emitter protection

More information

AOZ Ω Low-Voltage Dual-DPDT Analog Switch

AOZ Ω Low-Voltage Dual-DPDT Analog Switch 0.3Ω Low-Voltage Dual-DPDT nalog witch General Description The OZ6274 is a dual Double-Pole, Double-Throw (DPDT) analog switch that is designed to operate from a single 1.65V to 4.3V supply. The OZ6274

More information

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay 19-1122; Rev 3; 12/05 4-Pin µp oltage Monitors with Pin-Selectable General Description The microprocessor (µp) supervisory circuits monitor power supplies in µp and digital systems. They provide excellent

More information

S-882Z Series ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP. Rev.1.2_00. Features. Applications.

S-882Z Series ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP. Rev.1.2_00. Features. Applications. ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP The is a charge pump IC for step-up DC-DC converter startup, which differs from conventional charge pump ICs, in that it uses

More information

5-V Low Drop Fixed Voltage Regulator TLE 4275

5-V Low Drop Fixed Voltage Regulator TLE 4275 5-V Low Drop Fixed Voltage Regulator TLE 4275 Features Output voltage 5 V ± 2% Very low current consumption Power-on and undervoltage reset Reset low down to V Q = 1 V Very low-drop voltage Short-circuit-proof

More information

T1 T3 T5 D1 D3 D5 G1 G3 G5 U V W G2 G4 G6 EU EV EW

T1 T3 T5 D1 D3 D5 G1 G3 G5 U V W G2 G4 G6 EU EV EW MIXW1TMH Six-Pack XPT IGBT S = 1 2 = 28 (sat) = 1.8 Part name (Marking on product) MIXW1TMH P T1 T3 T D1 D3 D NTC1 G1 G3 G U W NTC2 T2 T4 T6 D2 D4 D6 G2 G4 G6 E 72873 Pin configuration see outlines. EU

More information

FDS V P-Channel PowerTrench MOSFET

FDS V P-Channel PowerTrench MOSFET F685 V P-Channel PowerTrench MOFET Features 8. A, V R (ON) =.7 Ω @ V G = V R (ON) =.35 Ω @ V G =.5 V Fast switching speed High performance trench technology for extremely low R (ON) High power and current

More information

AOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236

AOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236 0.35 Ω Low-Voltage Dual PDT nalog witch General Description The OZ6236 is a 0.35 Ω low-voltage Dual ingle Pole Double Throw (PDT) analog switch. The OZ6236 operates from a single 1.65 V to 4.3 V supply.

More information

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power

More information

MM74C14 Hex Schmitt Trigger

MM74C14 Hex Schmitt Trigger MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The

More information

Converter - Brake - Inverter Module XPT IGBT

Converter - Brake - Inverter Module XPT IGBT MIXWB2TEH Converter - Brake - Inverter Module XPT IGBT Three Phase Rectifier Brake Chopper RRM = CES = 2 Three Phase Inverter CES = 2 I DM = 25 25 = 25 = 2 I FSM = CE(sat) =. CE(sat) =. Part name (Marking

More information

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035 19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options

More information

Converter - Brake - Inverter Module XPT IGBT

Converter - Brake - Inverter Module XPT IGBT MIX3WBTED Converter - Brake - Inverter Module XPT IGBT Three Phase Rectifier Brake Chopper RRM = CES = Three Phase Inverter CES = I DM = 5 5 = 7 5 = 43 I FSM = 3 CE(sat) =. CE(sat) =. Part name (Marking

More information

74LV373 Octal D-type transparent latch (3-State)

74LV373 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts

More information

EV Series 1.5 Amp Sensitive SCRs. Description. Features. Surge capability > 15Amps Blocking voltage (V DRM / V RRM.

EV Series 1.5 Amp Sensitive SCRs. Description. Features. Surge capability > 15Amps Blocking voltage (V DRM / V RRM. Sx02xS Series RoHS Description New mp sensitive gate SR series offers high static dv/dt with low turn off time (tq) through small die planar construction design. ll SR s junctions are glasspassivated to

More information

Converter - Brake - Inverter Module XPT IGBT

Converter - Brake - Inverter Module XPT IGBT MIXWBTML Converter - Brake - Inverter Module XPT IGBT Three Phase Rectifier Brake Chopper RRM = 16 CES = Three Phase Inverter CES = I DM2 = 1 2 = 17 2 = 28 I FSM = 3 CE(sat) = 1.8 CE(sat) = 1.8 Part name

More information

MM74C922 MM74C Key Encoder 20-Key Encoder

MM74C922 MM74C Key Encoder 20-Key Encoder MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan

More information

74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output) 74UP1G9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8V to.v V Supply Operation.V Over-Voltage Tolerant I/Os at V from 0.8V to.v Extremely High Speed tpd

More information

D1 D2 D3 T1 T2 T3 5 D4 D5 D6 T4 T5 T6 7

D1 D2 D3 T1 T2 T3 5 D4 D5 D6 T4 T5 T6 7 MIX 11WEH Six-Pack XPT IGBT CES 5 = = 155 CE(sat) = 1. Part name (Marking on product) MIX11WEH 13, 1 1 D1 D D3 T1 T T3 5 9 1 19 17 15 E773 3 D D5 D T T5 T 7 11 1, Features: Easy paralleling due to the

More information

Qxx15xx & Qxx16xHx Series

Qxx15xx & Qxx16xHx Series Teccor brand Thyristors Description 15 mp and 16 mp bi-directional solid state switch series is designed for C switching and phase control applications such as motor speed and temperature modulation controls,

More information

MM74C14 Hex Schmitt Trigger

MM74C14 Hex Schmitt Trigger MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The

More information

Io=500mA LDO with Reset function

Io=500mA LDO with Reset function Io=mA LDO with Reset function GENERAL DESCRIPTION The NJW4116 is a ma output low dropout voltage regulator with reset function monitoring output voltage. Reset Output Hold Time is adjustable by external

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output

More information

SMPS MOSFET. V DSS R DS(on) max (mω)

SMPS MOSFET. V DSS R DS(on) max (mω) P- 94094A SMPS MOSFET IRF7477 Applications l High Frequency Synchronous Buck Converters for Computers and Communications Benefits l Ultra-Low Gate Impedance l Very Low R S(on) l Fully Characterized Avalanche

More information

Maintenance/ Discontinued

Maintenance/ Discontinued ICs for Compact Disc/CD-ROM Player AN8783SB 4-channel linear driver IC for CD/CD-ROM drive Overview The AN8783SB employs one channel of power op-amp. system and three channels of H-bridge system. Two channels

More information

5-V Low Drop Fixed Voltage Regulator TLE

5-V Low Drop Fixed Voltage Regulator TLE 5-V Low Drop Fixed Voltage Regulator TLE 427-2 Features Output voltage tolerance ±2% 65 ma output current capability Low-drop voltage Reset functionality Adjustable reset time Suitable for use in automotive

More information

ML ML Digital to Analog Converters with Serial Interface

ML ML Digital to Analog Converters with Serial Interface OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS

More information

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts

More information

5 V/10 V Low Drop Voltage Regulator TLE 4266

5 V/10 V Low Drop Voltage Regulator TLE 4266 5 /1 Low Drop oltage Regulator TLE 266 Features Output voltage 5 or 1 Output voltage tolerance ±2% 12 ma current capability ery low current consumption Low-drop voltage Overtemperature protection Reverse

More information

ITF48IF1200HR. Trench IGBT. V CES = 1200 V I C25 = 72 A V CE(sat) = 2.05 V. Copack. Part number ITF48IF1200HR 2 (C) (G) 1 3 (E)

ITF48IF1200HR. Trench IGBT. V CES = 1200 V I C25 = 72 A V CE(sat) = 2.05 V. Copack. Part number ITF48IF1200HR 2 (C) (G) 1 3 (E) ITF8IFHR Trench Copack S = 5 = 7 (sat) =.5 Part number ITF8IFHR (C) Backside: isolated 787 (G) () Features / dvantages: asy paralleling due to the positive temperature coefficient of the on-state voltage

More information

FDS4435BZ P-Channel PowerTrench MOSFET -30V, -8.8A, 20m

FDS4435BZ P-Channel PowerTrench MOSFET -30V, -8.8A, 20m F35BZ P-Channel PowerTrench MOFET -V, -8.8A, m Features Max r (on) = m at V G = -V, I = -8.8A Max r (on) = 35m at V G = -.5V, I = -.7A Extended V G range (-5V) for battery applications HBM E protection

More information

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References 19-123; Rev 1; 1/1 1ppm/ C, Low-Noise, +2.5V/+4.96V/+5V General Description The // are low-noise, precision voltage references with extremely low,.5ppm/ C typical temperature coefficients and excellent,

More information

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch GENERAL DECRIPTION The GM7227 is a high-speed, low-power double-pole/ double-throw (DPDT) analog switch that operates from a single 1.8V to 4.3V power supply. GM7227 is designed for the switching of high-speed

More information

Quad SPST CMOS Analog Switch

Quad SPST CMOS Analog Switch Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power

More information

Converter - Brake - Inverter Module XPT IGBT

Converter - Brake - Inverter Module XPT IGBT MIXWBTMH Converter - Brake - Inverter Module XPT IGBT Three Phase Rectifier Brake Chopper RRM = 16 CES = Three Phase Inverter CES = I DM2 = 2 = 28 2 = 28 I FSM = 27 CE(sat) = 1.8 CE(sat) = 1.8 Part name

More information

Teccor brand Thyristors 0.8 Amp Sensitive SCRs

Teccor brand Thyristors 0.8 Amp Sensitive SCRs Description Excellent unidirectional switches for phase control applications such as heating and motor speed controls. Sensitive gate SCRs are easily triggered with microamps of current as furnished by

More information

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package. ABLIC Inc., Rev.1.

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package.     ABLIC Inc., Rev.1. www.ablic.com www.ablicinc.com HIGH-SPEED BIPOLAR HALL EFFECT LATCH ABLIC Inc., 2011-2013 Rev.1.2_02 The, developed by CMOS technology, is a high-accuracy Hall IC that operates with a high-sensitivity,

More information

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a - stage F.F.

More information