State Graphs FSMs. Page 1
|
|
- Aubrey Rice
- 5 years ago
- Views:
Transcription
1 State Graphs FSMs Page 1
2 Binary Counter State Graph 00 Q1 Q0 N1 N State graphs are graphical representations of TT s They contain the same information: no more, no less 10 State Transition Page 2
3 Design Procedure Using State Graphs 1. Draw the state graph 2. Create an equivalent transition table 3. If transition table contains input don t cares, - unfold it to a full transition table 4. Complete the design using KMaps, gates, FF s Page 3
4 State Graphs With Moore Outputs 00 Z Q1 Q0 N1 N0 Z Z Write the output next to the states it is asserted in Underline it to make it more clear Page 4
5 Another SG With A Moore Output Q1 Q0 N1 N0 Z Z Z 01 Moore output shows up in multiple TT rows Page 5
6 State Graphs and Mealy Outputs Q1Q0N1N0 Y / Y Mealy output is associated with an arc in SG Page 6
7 Properly Formed State Graphs A properly formed state graph is both: Complete and Conflict-free Page 7
8 An Incomplete State Graph This SG is incomplete. Can you see why? What happens in state 10 when =0? Page 8
9 An Incomplete State Graph This SG is incomplete. Can you see why? Q1Q0N1N There is a missing row in the TT as well Page 9
10 Complete State Graphs For a SG to be complete: Paths leaving each state must cover all cases To check: OR together conditions on all arcs leaving a given state If result = 1, state is complete If result 1, state is incomplete Page 10
11 Checking for Completeness + = 1 State 11 is OK + = 1 State 00 is OK State 10 is not OK 10 + = 1 State 01 is OK Page 11
12 Alternate Check for Completeness Full transition table (no input don t cares) should have 2 n rows where: n = (#inputs + #state variables) This only has 7 rows, something is missing Q1Q0N1N Page 12
13 Additional Completeness Considerations If some input combination will never occur Don t need to enforce completeness CLR CLR 01 What about the case of CLR? If =CLR= 1 will never occur, this incomplete state is OK Page 13
14 Conflicts in State Graphs This SG has a conflict, can you find it? CLR CLR 00 CLR CLR CLR 11 CLR CLR 01 CLR CLR 10 CLR CLR Page 14
15 Conflicts in State Graphs This SG has a conflict, can you find it? CLR CLR 00 CLR CLR CLR 11 CLR CLR 01 CLR 10 CLR CLR CLR What happens in state 10 when CLR== 1? Page 15
16 Conflicts in State Graphs This SG has a conflict, can you find it? CLR CLR 00 CLR CLR CLR 11 CLR CLR 01 CLR 10 CLR CLR One arc says to go to state 00, another says to go to state 11 CLR This is a conflict Page 16
17 Conflicts in State Graphs The corresponding transition table has a problem as well CLR Q1 Q0 N1 N CLR CLR 11 CLR CLR CLR CLR CLR CLR CLR 01 CLR CLR Page 17
18 CLR Q1 Q0 N1 N Conflicts in State Graphs The corresponding transition table has a problem as well CLR CLR 11 Do you want 2 TT rows active at the same time? CLR CLR CLR CLR CLR CLR CLR 01 CLR CLR Page 18
19 Conflict-Free State Graphs For a State Graph to not have conflicts: Paths leaving each state must not conflict with one another To check: For each pair of arcs leaving a given state, AND together their conditions If result = 0, arcs have no conflict If result 0, arcs have a conflict Page 19
20 Checking for Conflicts CLR CLR (CLR ) = 0 These arcs OK CLR CLR 11 CLR 00 CLR CLR CLR 01 (CLR ) (CLR ) = 0 These arcs OK CLR CLR CLR 0 These arcs not OK 10 CLR CLR Remember you must do all pairs of arcs leaving each state Page 20
21 Alternate Check for Conflicts Full transition table (no input don t cares) should have 2n rows where: n = (#inputs + #state variables) This has 18 rows, something is wrong CLR Q1 Q0 N1 N Page 21
22 Additional Conflict Considerations If some input combination will never occur Don t need to worry about conflicts CLR CLR 01 If =CLR= 1 will never occur, the conflict shown here is OK. But, you will have to make a decision on how to write the TT Page 22
23 Summary - Properly Formed State Graphs A properly formed state graph is both Complete Conflict-free Perform tests to ensure you have covered all the cases once and only once Page 23
24 Q1Q0N1N Summary SG s vs. TT s A state graph is simply a graphical way of writing a Transition Table No additional information You should be adept at converting between them Design is always done from TT to KMaps to gates/ff s Page 24
25 Finite State Machines Page 25
26 State Machine Concepts State, current state, next state, state registers IFL, OFL, Moore outputs, Mealy outputs Transition tables With output don t cares (X s) With input don t cares (- s) State graphs And their correspondence to TT s Page 26
27 Counters as State Machines A counter is a state machine Where the state encodings are significant Q0 Q1 Q2 Q3 7 Segment Decoder Page 27
28 State Machines A state machine is a sequential circuit which progresses through a series of states in reponse to inputs The output values are usually significant The state encodings are usually not significant Unlike with counters Page 28
29 State Encodings In this machine, the state encodings don t matter The output values do Event 1 Output1 Event 1 Output2 Event 2 Output3 Event 2 Event 3 Page 29
30 Buttons A State Machine Controller for a Photocopier Lamps Timers Inputs Finite State Machine Outputs Motors Switches Display 1) FSM receives inputs from copier 2) FSM generates control outputs in response 3) States help it remember where it is in the copy process Page 30
31 A Sequence Detector FSM S0 Because the encodings don t matter, we will use symbolic state names S3 Z S1 S2 What does this machine do? Page 31
32 A Sequence Detector FSM It is a sequence detector. S0 It has 1 input: and one output: Z S3 Z S1 S2 It detects the sequence on the input. When detected, output Z is asserted. Page 32
33 A Sequence Detector FSM As long as =1, we stay in state S0 S S3 Z S1 S2 Page 33
34 A Sequence Detector FSM When =0, we go to state S1 S S3 Z S1 S2 Page 34
35 A Sequence Detector FSM As long as =0, we stay in state S1 S S3 Z S1 S2 Page 35
36 A Sequence Detector FSM When =1, we go to state S2 S S3 Z S1 S2 Page 36
37 A Sequence Detector FSM If =1 again, we go to state S3 S S3 Z S1 S2 SUCCESS! Raise the Z output Page 37
38 A Sequence Detector FSM Once we enter state S3, we never leave S0 S3 Z S1 S2 Page 38
39 A Sequence Detector FSM What if we don t see the second =1? S S3 Z S1 S2 Page 39
40 Implementing the Sequence Detector FSM 1. Create symbolic Transition Table 2. Assign state encoding 3. Create conventional Transition Table 4. Do standard implementation steps CS NS Z 0 S0 S1 0 1 S0 S0 0 0 S1 S1 0 1 S1 S2 0 0 S2 S1 0 1 S2 S3 0 - S3 S3 1 Symbolic TT S0 = 00 S1 = 01 S2 = 10 S3 = 11 State Assignment Q1 Q0 N1 N0 Z Conventional TT Page 40
41 Sequence Detector Implementation N1 = Q1 Q0 + Q1 + Q0 N0 = + Q1 Z = Q1 Q0 Q1 Q0 Q1 Q0 N1 D Q CLK Q1 Z Q1 N0 D Q Q0 CLK ECE 238L STATEGRAPHS/FSM Page 41
42 A Problem With the Sequence Detector This FSM only detects first occurrence of 011 on input Here is a timing diagram actual screenshot from a simulation Page 42
43 Improved Sequence Detector This starts over each time 011 is detected S0 Z S3 S1 S2 Page 43
44 Improved Detector Timing Diagram Z=1 any time state is S3 Looking at, does it look like Z is a cycle late? Page 44
45 Mealy Version of Sequence Detector S0 Output is asserted during the second 1 of the 011 sequence S3 S1 / Y S2 Page 45
46 Mealy Version Timing Diagram Y Note how Mealy output follows input during state S2 Output is a cycle earlier than in Moore machine it appears in S2 rather than in S3 Page 46
47 Simplified Mealy Sequence Detector A characteristic ofmealy machines is they often require fewer states than Moore machines Here is simplified but equivalent FSM / Y S0 S1 S2 Page 47
48 Example FSM s Two Car Wash Controllers Page 48
49 Basic Car Wash FSM Operation 1. Wait for a token to be inserted 2. Reset timer 3. Turn on water pump until timer expires 4. Start over This assumes existence of: Token acceptance mechanism Timer Digitally-controlled water pump Page 49
50 Basic Car Wash FSM SG TOKEN Wait for token S_IDLE TOKEN TDONE S_TOKEN CLRT Clear timer SPRAY S_SPRAY Spray car while waiting for timer to expire TDONE Page 50
51 TOKEN TDONE CS NS CLRT SPRAY 0 - S_IDLE S_IDLE S_IDLE S_TOKEN S_TOKEN S_SPRAY S_SPRAY S_SPRAY S_SPRAY S_IDLE 0 1 TOKEN TDONE Q1 Q0 N1 N0 CLRT SPRAY TOKEN TDONE Q1 Q0 N1 N0 CLRT SPRAY X X X X X X X X X X X X X X X X Page 51
52 Basic Car Wash Implementation SPRAY Q0 N1 D Q Q1 Q1 TDONE CLK CLRT TOKEN Q1 Q0 N0 D Q Q0 CLK This is what you get from a KMap solution Page 52
53 TOKEN Simplified State Graph Clear timer while waiting for a token and eliminate a state S_IDLE CLRT TDONE SPRAY S_SPRAY TOKEN TOKEN TDONE CS NS CLRT SPRAY 0 - S_IDLE S_IDLE S_IDLE S_SPRAY S_SPRAY S_SPRAY S_SPRAY S_IDLE 0 1 TDONE Page 53
54 Simplified Car Wash Implementation State Encoding: S_IDLE = 0, S_SPRAY = 1 NS = CS TOKEN + CS TDONE CLRT = CS SPRAY = CS CS CS TOKEN CS TDONE NS D Q SPRAY CLRT CLK Page 54
55 A Fancy Car Wash Controller Two types of washes: Regular wash (spray only) = 1 token Deluxe wash (spray, soap, spray) = 2 tokens Customer: Inserts 1 token and pushes START for Regular Inserts 2 tokens for Deluxe Page 55
56 TOKEN S0 Straightforward process to write transition table and reduce to gates T1DONE TOKEN CLRT1 S1 TOKEN START START TOKEN START T1DONE S4 SPRAY SPRAY, CLRT2 S2 T1DONE T2DONE S3 T2DONE T1DONE SOAP, CLRT1 Creativity in FSM design is designing the initial state graph Page 56
57 Enhancements to Fancy Controller Page 57
58 T1DONE TOKEN S0 ACCEPTCOIN TOKEN There is no way to cause coinbox to refuse tokens. Coins inserted after wash commences are presumably kept by the machine. CLRT1, ACCEPTCOIN S1 TOKEN START START TOKEN START T1DONE S4 SPRAY SPRAY, CLRT2 S2 T1DONE T2DONE S3 T2DONE T1DONE SOAP, CLRT1 Let s add an ACCEPTCOIN output to control when coinbox will accept tokens Page 58
59 T1DONE TOKEN S0 ACCEPTCOIN TOKEN If customer pushes START at precisely the same time as he inserts another TOKEN, the FSM will take the token, but deliver a Regular Wash. ACCEPTCOIN CLRT1 S1 TOKEN START START TOKEN START T1DONE S4 SPRAY SPRAY, CLRT2 S2 T1DONE T2DONE S3 T1DONE SOAP, CLRT1 That is, START has precedence over TOKEN T2DONE Page 59
60 T1DONE TOKEN S0 ACCEPTCOIN TOKEN This changes the precedence so the machine won t steal the second token, but will give a deluxe wash in this case. ACCEPTCOIN CLRT1 S1 TOKEN START START TOKEN TOKEN T1DONE S4 SPRAY SPRAY, CLRT2 S2 T1DONE T2DONE S3 T1DONE SOAP, CLRT1 T2DONE Page 60
61 Completeness and Conflict Revisited State S1 is a typical problem spot Carefully analyze the state graph to ensure no conflicts exist and that all cases covered. Page 61
62 Resetting State Machines Ability to reset the FSM is essential for testing most systems Always include a reset capability Add CLR signal to state graph Use flip flops with clear inputs Either method will work Page 62
63 Another Example An Electronic Key Lock Page 63
64 Example: Electronic Key Lock 1) There are 10 keypads 0-9 2) The unlock sequence is ) When a pad is pushed the signal for that number is asserted 4) When any of the keypads are pushed a PUSHED signal is asserted 5) If you push a number out of sequence, you get an error indicator and you get to start over 6) After three wrong tries, you must wait ½ hr. before trying again 7) If you entered the correct sequence, the lock unlocks. 8) Once the lock has opened, nothing happens until it is manually locked again. Inputs: Keypads signals 0-9 PUSHED signal ECNT3 (error count = 3) WAITDONE LOCKED Outputs: CLRTIMER CLRCNTR ERROR UNLOCK Page 64
65 LOCKED LOCKED/ CLRCNTR D PUSHED PUSHED 9/ UNLOCK PUSHED PUSHED A Start PUSHED 7 B PUSHED 8 C WAITDONE/ CLRCNTR ECNT3 PUSHED 7 / PUSHED 8 / PUSHED 9 / F ECNT3/ CLRTIMER E ERROR WAITDONE Page 65
66 Let s create the transition table PUSHED A Start LOCKED LOCKED/ CLRCNTR PUSHED 7 D PUSHED B PUSHED 9/ UNLOCK PUSHED PUSHED 8 C WAITDONE WAITDONE/ CLRCNTR F PUSHED 7 / ECNT3 ECNT3/ CLRTIMER E PUSHED 8 / PUSHED 9 / ERROR PUSHED ECNT3 WAITDONE LOCKED STATE NEXTSTATE ERROR CLRCNTR CLRTIMER UNLOCK A A A E A B B B B E B C C C C E C D D D D A E A E F F F F A Page 66
67 Now let s expand State A PUSHED ECNT3 WAITDONE LOCKED STATE NEXTSTATE ERROR CLRCNTR CLRTIMER UNLOCK A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A Page 67
68 This is going to get ugly fast 7 inputs + 3 state bits = 1024 rows in TT Can you do a 10-variable KMap? There is a technique called One-Hot state machines we can use instead Page 68
Synchronous Sequential Circuit Design
Synchronous Sequential Circuit Design 1 Sequential circuit design In sequential circuit design, we turn some description into a working circuit We first make a state table or diagram to express the computation
More informationParity Checker Example. EECS150 - Digital Design Lecture 9 - Finite State Machines 1. Formal Design Process. Formal Design Process
Parity Checker Example A string of bits has even parity if the number of 1 s in the string is even. Design a circuit that accepts a bit-serial stream of bits and outputs a 0 if the parity thus far is even
More informationSynchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1
Synchronous Sequential Circuit Design Dr. Ehab A. H. AL-Hialy Page Motivation Analysis of a few simple circuits Generalizes to Synchronous Sequential Circuits (SSC) Outputs are Function of State (and Inputs)
More informationLecture 10: Synchronous Sequential Circuits Design
Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flip-flops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple
More informationDifferent encodings generate different circuits
FSM State Encoding Different encodings generate different circuits no easy way to find best encoding with fewest logic gates or shortest propagation delay. Binary encoding: K states need log 2 K bits i.e.,
More informationEECS150 - Digital Design Lecture 23 - FSMs & Counters
EECS150 - Digital Design Lecture 23 - FSMs & Counters April 8, 2010 John Wawrzynek Spring 2010 EECS150 - Lec22-counters Page 1 One-hot encoding of states. One FF per state. State Encoding Why one-hot encoding?
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017
UNIVERSITY OF BOLTON TW35 SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER 2-2016/2017 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationCh 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1
Ch 7. Finite State Machines VII - Finite State Machines Contemporary Logic esign 1 Finite State Machines Sequential circuits primitive sequential elements combinational logic Models for representing sequential
More informationENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF
ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter Timing diagram of a DFF Lab 3 Gate Timing difference timing for difference kind of gate, cost dependence (1) Setup Time = t2-t1 (2) Propagation
More informationEECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007
EECS 150 - Components and Design Techniques for Digital Systems FSMs 9/11/2007 Sarah Bird Electrical Engineering and Computer Sciences University of California, Berkeley Slides borrowed from David Culler
More informationSequential logic and design
Principles Of Digital Design Sequential logic and design Analysis State-based (Moore) Input-based (Mealy) FSM definition Synthesis State minimization Encoding Optimization and timing Copyright 20-20by
More informationL10 State Machine Design Topics
L State Machine Design Topics States Machine Design Other topics on state machine design Equivalent sequential machines Incompletely specified machines One Hot State Machines Ref: text Unit 15.4, 15.5,
More informationFinite State Machines CS 64: Computer Organization and Design Logic Lecture #15 Fall 2018
Finite State Machines CS 64: Computer Organization and Design Logic Lecture #15 Fall 2018 Ziad Matni, Ph.D. Dept. of Computer Science, UCSB Administrative The Last 2 Weeks of CS 64: Date L # Topic Lab
More informationSynchronous Sequential Circuit Design. Digital Computer Design
Synchronous Sequential Circuit Design Digital Computer Design Races and Instability Combinational logic has no cyclic paths and no races If inputs are applied to combinational logic, the outputs will always
More information11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of
EE 2449 Experiment 11 Jack Levine and Nancy Warter-Perez CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 11 SEQUENTIAL CIRCUITS
More informationThe Design Procedure. Output Equation Determination - Derive output equations from the state table
The Design Procedure Specification Formulation - Obtain a state diagram or state table State Assignment - Assign binary codes to the states Flip-Flop Input Equation Determination - Select flipflop types
More informationLecture 14 Finite state machines
Lecture 14 Finite state machines Finite state machines are the foundation of nearly all digital computation. The state diagram captures the desired system behavior A formulaic process turns this diagram
More informationSequential Circuit Design
Sequential Circuit esign esign Procedure. Specification 2. Formulation Obtain a state diagram or state table 3. State Assignment Assign binary codes to the states 4. Flip-Flop Input Equation etermination
More information14.1. Unit 14. State Machine Design
4. Unit 4 State Machine Design 4.2 Outcomes I can create a state diagram to solve a sequential problem I can implement a working state machine given a state diagram STATE MACHINES OVERVIEW 4.3 4.4 Review
More informationCPE100: Digital Logic Design I
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu CPE100: Digital Logic Design I Midterm02 Review http://www.ee.unlv.edu/~b1morris/cpe100/ 2 Logistics Thursday Nov. 16 th In normal lecture (13:00-14:15)
More informationModels for representing sequential circuits
Sequential Circuits Models for representing sequential circuits Finite-state machines (Moore and Mealy) Representation of memory (states) Changes in state (transitions) Design procedure State diagrams
More informationENGG 1203 Tutorial. Solution (b) Solution (a) Simplification using K-map. Combinational Logic (II) and Sequential Logic (I) 8 Feb Learning Objectives
ENGG 23 Tutorial Simplification using K-map Combinational Logic (II) and Sequential Logic (I) 8 Feb Learning Objectives Apply Karnaugh map for logic simplification Design a finite state machine News HW
More informationEGR224 F 18 Assignment #4
EGR224 F 18 Assignment #4 ------------------------------------------------------------------------------------------------------------- Due Date: Friday (Section 10), October 19, by 5 pm (slide it under
More informationEE 209 Logic Cumulative Exam Name:
EE 209 Logic Cumulative Exam Name: 1.) Answer the following questions as True or False a.) A 4-to-1 multiplexer requires at least 4 select lines: true / false b.) An 8-to-1 mux and no other logi can be
More informationor 0101 Machine
Synchronous State Graph or Synchronous State Graph or Detector Design a state graph for a machine with: One input X, one output Z. Z= after receiving the complete sequence or Overlapped sequences are detected.
More informationFSM model for sequential circuits
1 FSM model for sequential circuits The mathematical model of a sequential circuit is called finite-state machine. FSM is fully characterized by: S Finite set of states ( state ~ contents of FFs) I Finite
More informationLaboratory Exercise #11 A Simple Digital Combination Lock
Laboratory Exercise #11 A Simple Digital Combination Lock ECEN 248: Introduction to Digital Design Department of Electrical and Computer Engineering Texas A&M University 2 Laboratory Exercise #11 1 Introduction
More informationCh 9. Sequential Logic Technologies. IX - Sequential Logic Technology Contemporary Logic Design 1
Ch 9. Sequential Logic Technologies Technology Contemporary Logic Design Overview Basic Sequential Logic Components FSM Design with Counters FSM Design with Programmable Logic FSM Design with More Sophisticated
More informationCprE 281: Digital Logic
CprE 281: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Synchronous Sequential Circuits Basic Design Steps CprE 281: Digital Logic Iowa State University, Ames,
More information15.1 Elimination of Redundant States
15.1 Elimination of Redundant States In Ch. 14 we tried not to have unnecessary states What if we have extra states in the state graph/table? Complete the table then eliminate the redundant states Chapter
More informationCS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati
CS221: Digital Design FiniteStateMachine Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati Outline Finite State Machine Describe the sequential behavior using a FSM Example of FSM
More informationLet s now begin to formalize our analysis of sequential machines Powerful methods for designing machines for System control Pattern recognition Etc.
Finite State Machines Introduction Let s now begin to formalize our analysis of sequential machines Powerful methods for designing machines for System control Pattern recognition Etc. Such devices form
More informationAppendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs
Appendix B Review of Digital Logic Baback Izadi Division of Engineering Programs bai@engr.newpaltz.edu Elect. & Comp. Eng. 2 DeMorgan Symbols NAND (A.B) = A +B NOR (A+B) = A.B AND A.B = A.B = (A +B ) OR
More informationFinite State Machine (FSM)
Finite State Machine (FSM) Consists of: State register Stores current state Loads next state at clock edge Combinational logic Computes the next state Computes the outputs S S Next State CLK Current State
More informationSequential Logic Optimization. Optimization in Context. Algorithmic Approach to State Minimization. Finite State Machine Optimization
Sequential Logic Optimization! State Minimization " Algorithms for State Minimization! State, Input, and Output Encodings " Minimize the Next State and Output logic Optimization in Context! Understand
More informationCPE100: Digital Logic Design I
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu CPE100: Digital Logic Design I Final Review http://www.ee.unlv.edu/~b1morris/cpe100/ 2 Logistics Tuesday Dec 12 th 13:00-15:00 (1-3pm) 2 hour
More informationDigital Circuit Engineering
Digital Circuit Engineering 2nd Distributive ( A)( B) = AB Circuits that work in a sequence of steps Absorption A = A A= THESE CICUITS NEED STOAGE TO EMEMBE WHEE THEY AE STOAGE D MU G M MU G S CLK D Flip
More informationTotal time is: 1 setup, 2 AND, 3 XOR, 1 delay = (1*1) + (2*2) + (3*3) + (1*1) = 15ns
Clock Period/ Delay Analysis: Find longest possible path (time-wise) between two flip-flops. If 2ns for AND and 3ns for XOR, with T delayff = 1ns and T setupff = 1 ns. So the total time is: 1 setupff +
More informationCSEE W3827 Fundamentals of Computer Systems Homework Assignment 3
CSEE W3827 Fundamentals of Computer Systems Homework Assignment 3 Prof. Martha A. Kim Columbia University Due October 10, 2013 at 10:10 AM Write your name and UNI on your solutions Show your work for each
More information3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value
EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following
More informationDigital Logic Design - Chapter 5
Digital Logic Design - Chapter 5 S. Design a 2-bit binary up counter a) using positive-edge-triggered D flip-flops. b) using positive-edge-triggered T flip-flops. c) using positive-edge-triggered JK flip-flops.
More informationChapter 6 Introduction to state machines
9..7 hapter 6 Introduction to state machines Dr.-Ing. Stefan Werner Table of content hapter : Switching Algebra hapter : Logical Levels, Timing & Delays hapter 3: Karnaugh-Veitch-Maps hapter 4: ombinational
More informationDigital Design. Sequential Logic
Principles Of igital esign Chapter 6 Sequential Logic Chapter preview Boolean algebra 3 Logic gates and flip-flops 3 Finite-state machine 6 Logic design techniques 4 Sequential design techniques 6 Binary
More informationExample: vending machine
Example: vending machine Release item after 15 cents are deposited Single coin slot for dimes, nickels o change Reset Coin Sensor Vending Machine FSM Open Release Mechanism Clock Spring 2005 CSE370 - guest
More informationModule 10: Sequential Circuit Design
Module : Sequential Circuit esign Wakerly: Chapter 7 (Part 3) : ECE 3233 r. Keith A. eague Spring 23 REA Chapter 7 (skipping references to HL) 23 -Machine esign and Synthesis he creative part, like writing
More informationCSEE W3827 Fundamentals of Computer Systems Homework Assignment 3 Solutions
CSEE W3827 Fundamentals of Computer Systems Homework Assignment 3 Solutions Prof. Martha A. Kim Columbia University Due October 10, 2013 at 10:10 AM Write your name and UNI on your solutions Show your
More informationLast lecture Counter design Finite state machine started vending machine example. Today Continue on the vending machine example Moore/Mealy machines
Lecture 2 Logistics HW6 due Wednesday Lab 7 this week (Tuesday exception) Midterm 2 Friday (covers material up to simple FSM (today)) Review on Thursday Yoky office hour on Friday moved to Thursday 2-:2pm
More informationEEE2135 Digital Logic Design
EEE2135 Digital Logic Design Chapter 7. Sequential Circuits Design 서강대학교 전자공학과 1. Model of Sequential Circuits 1) Sequential vs. Combinational Circuits a. Sequential circuits: Outputs depend on both the
More information6. Finite State Machines
6. Finite State Machines 6.4x Computation Structures Part Digital Circuits Copyright 25 MIT EECS 6.4 Computation Structures L6: Finite State Machines, Slide # Our New Machine Clock State Registers k Current
More informationECE380 Digital Logic. Synchronous sequential circuits
ECE38 Digital Logic Synchronous Sequential Circuits: State Diagrams, State Tables Dr. D. J. Jackson Lecture 27- Synchronous sequential circuits Circuits here a clock signal is used to control operation
More informationState and Finite State Machines
State and Finite State Machines See P&H Appendix C.7. C.8, C.10, C.11 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register
More informationAppendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring
- Principles of Computer rchitecture Miles Murdocca and Vincent Heuring 999 M. Murdocca and V. Heuring -2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties
More informationALU, Latches and Flip-Flops
CSE14: Components and Design Techniques for Digital Systems ALU, Latches and Flip-Flops Tajana Simunic Rosing Where we are. Last time: ALUs Plan for today: ALU example, latches and flip flops Exam #1 grades
More informationStop Watch (System Controller Approach)
Stop Watch (System Controller Approach) Problem Design a stop watch that can measure times taken for two events Inputs CLK = 6 Hz RESET: Asynchronously reset everything X: comes from push button First
More informationState & Finite State Machines
State & Finite State Machines Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University See P&H Appendix C.7. C.8, C.10, C.11 Stateful Components Until now is combinatorial logic Output
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationCSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and Design Techniques for Digital Systems Midterm Information Instructor: Mohsen Imani Midterm Topics In general: everything that was covered in homework 1 and 2 and related lectures,
More information10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop
University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering An FSM with No Inputs Moves from State to State What happens if an FSM has no inputs? ECE 120: Introduction to Computing
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering TIMING ANALYSIS Overview Circuits do not respond instantaneously to input changes
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing
CSE140L: Components and Design Techniques for Digital Systems Lab FSMs Instructor: Mohsen Imani Slides from Tajana Simunic Rosing Source: Vahid, Katz 1 FSM design example Moore vs. Mealy Remove one 1 from
More informationExample: A vending machine
Lecture 22 Logistics HW8 due Monday (6/2), HW9 due Friday (6/6) Ant extra credit due 6/6 Take home extra credit final handed out 6/6 Final exam 6/9 8:30am Review? Last lecture Simplification Today State
More informationLecture 8: Sequential Networks and Finite State Machines
Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Spring 2014 CK Cheng, Diba Mirza Dept. of Computer Science and Engineering University
More informationCOE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 3 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives State Reduction and Assignment Design of Synchronous Sequential
More informationFinal Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90
Final Exam ECE 25, Spring 2008 Thursday, June 12, 2008 Name: PID: Problem Points Score 1 10 2 10 3 10 4 10 5 10 6 10 7 10 8 10 9 10 Total 90 1) Number representation (10 pts) a) For each binary vector
More informationCSE140: Design of Sequential Logic
CSE4: Design of Sequential Logic Instructor: Mohsen Imani Flip Flops 2 Counter 3 Up counter 4 Up counter 5 FSM with JK-Flip Flop 6 State Table 7 State Table 8 Circuit Minimization 9 Circuit Timing Constraints
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationTable of Content. Chapter 11 Dedicated Microprocessors Page 1 of 25
Chapter 11 Dedicated Microprocessors Page 1 of 25 Table of Content Table of Content... 1 11 Dedicated Microprocessors... 2 11.1 Manual Construction of a Dedicated Microprocessor... 3 11.2 FSM + D Model
More informationDigital Circuit Engineering
Digital Circuit Engineering 2nd Distributive ( + A)( + B) = + AB Circuits that work in a sequence of steps Absorption + A = + A A+= THESE CICUITS NEED STOAGE TO EMEMBE WHEE THEY AE STOAGE D MU G M MU S
More informationWeek-5. Sequential Circuit Design. Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
Week-5 Sequential Circuit Design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA. Storing a value: SR = 00 What if S = 0 and R = 0? The equations on the
More informationSequential Synchronous Circuit Analysis
Sequential Synchronous Circuit Analysis General Model Current State at time (t) is stored in an array of flip-flops. Next State at time (t+1) is a Boolean function of State and Inputs. Outputs at time
More informationECE 341. Lecture # 3
ECE 341 Lecture # 3 Instructor: Zeshan Chishti zeshan@ece.pdx.edu October 7, 2013 Portland State University Lecture Topics Counters Finite State Machines Decoders Multiplexers Reference: Appendix A of
More informationLearning Objectives:
Learning Objectives: t the end of this topic you will be able to; draw a block diagram showing how -type flip-flops can be connected to form a synchronous counter to meet a given specification; explain
More informationComputers also need devices capable of Storing data and information Performing mathematical operations on such data
Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable
More informationReview for B33DV2-Digital Design. Digital Design
Review for B33DV2 The Elements of Modern Behaviours Design Representations Blocks Waveforms Gates Truth Tables Boolean Algebra Switches Rapid Prototyping Technologies Circuit Technologies TTL MOS Simulation
More informationMealy & Moore Machines
Mealy & Moore Machines Moore Machine is a finite-state machine whose output values are determined solely by its current state and can be defined as six elements (S, S 0, Σ, Λ, T, G), consisting of the
More informationWritten reexam with solutions for IE1204/5 Digital Design Monday 14/
Written reexam with solutions for IE204/5 Digital Design Monday 4/3 206 4.-8. General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Digital logic circuits BINARY NUMBER SYSTEM electronic circuits that handle information encoded in binary form (deal with signals that have only two values, and ) Digital. computers,
More informationDigital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..
Indian Institute of Technology Jodhpur, Year 2017-2018 Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd.. Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in
More informationDigital Electronics Sequential Logic
/5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest
More informationSequential Logic (3.1 and is a long difficult section you really should read!)
EECS 270, Fall 2014, Lecture 6 Page 1 of 8 Sequential Logic (3.1 and 3.2. 3.2 is a long difficult section you really should read!) One thing we have carefully avoided so far is feedback all of our signals
More informationState & Finite State Machines
State & Finite State Machines Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University See P&H Appendix C.7. C.8, C.10, C.11 Big Picture: Building a Processor memory inst register file
More informationEXPERIMENT Bit Binary Sequential Multiplier
12.1 Objectives EXPERIMENT 12 12. -Bit Binary Sequential Multiplier Introduction of large digital system design, i.e. data path and control path. To apply the above concepts to the design of a sequential
More informationECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals
University of Wisconsin - Madison ECE/Comp Sci 352 Digital Systems Fundamentals Charles R. Kime Section 2 Fall 2001 Lecture 5 Registers & Counters Part 2 Charles Kime Counters Counters are sequential circuits
More informationECE380 Digital Logic
ECE38 Digital Logic State Minimization Dr. D. J. Jackson Lecture 32- State minimization For simple FSMs, it is easy to see from the state diagram that the number of states used is the minimum possible
More informationCS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati
CS221: Digital Design Counter&Registers Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati Outline Counter : Synchronous Vs Asynchronous Counter: Finite it State t Machine Mhi A register
More informationEECS150 - Digital Design Lecture 18 - Counters
EECS150 - Digital Design Lecture 18 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS150 - Lec18-counters Page 1 Counters Special sequential circuits (FSMs) that sequence though a set outputs.
More informationEECS150 - Digital Design Lecture 18 - Counters
EECS50 - Digital Design Lecture 8 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS50 - Lec8-counters Page Counters Special sequential circuits (FSMs) that sequence though a set outputs. Examples:
More informationEET 310 Flip-Flops 11/17/2011 1
EET 310 Flip-Flops 11/17/2011 1 FF s and some Definitions Clock Input: FF s are controlled by a trigger or Clock signal. All FF s have a clock input. If a device which attempts to do a FF s task does not
More information12. Finite State Machine Design
EECS 7 Winter 3. Finite State Machine esign Profs. Kang Shin & Valeria Bertacco EECS epartment University of Michigan, nn rbor Copyright Frank Vahid Instructors of courses requiring Vahid's igital esign
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page of COE 22: Digital Logic Design (3--3) Term (Fall 22) Final Exam Sunday January
More informationCOE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 3 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Important Design Concepts State Reduction and Assignment Design
More informationChapter 6. Synchronous Sequential Circuits
Chapter 6 Synchronous Sequential Circuits In a combinational circuit, the values of the outputs are determined solely by the present values of its inputs. In a sequential circuit, the values of the outputs
More informationEE 209 Spiral 1 Exam Solutions Name:
EE 29 Spiral Exam Solutions Name:.) Answer the following questions as True or False a.) A 4-to- multiplexer requires at least 4 select lines: true / false b.) An 8-to- mux and no other logic can be used
More informationGeneralized FSM model: Moore and Mealy
Lecture 18 Logistics HW7 is due on Monday (and topic included in midterm 2) Midterm 2 on Wednesday in lecture slot cover materials up to today s lecture Review session Tuesday 4:15pm in EEB125 Last lecture
More informationClocked Sequential Circuits UNIT 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS. Analysis of Clocked Sequential Circuits. Signal Tracing and Timing Charts
ed Sequential Circuits 2 Contents nalysis by signal tracing & timing charts State tables and graphs General models for sequential circuits sequential parity checker Reading Unit 3 asic unit Unit : Latch
More informationReview for Final Exam
CSE140: Components and Design Techniques for Digital Systems Review for Final Exam Mohsen Imani CAPE Please submit your evaluations!!!! RTL design Use the RTL design process to design a system that has
More informationQ: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.
/2/2 OF 7 Next, let s reverse engineer a T-Flip flop Prob. (Pg 529) Note that whenever T is equal to, there is a state change, otherwise, there isn t. In this circuit, (x) determines whether the output
More informationEECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)
EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters) March 19&21, 2002 John Wawrzynek Spring 2002 EECS150 - Lec13-seq3 version 2 Page 1 Counters Special sequential circuits (FSMs) that
More informationEECS 270 Midterm Exam 2 Fall 2009
EECS 270 Midterm Exam 2 Fall 2009 Name: unique name: UMID: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: NOTES: Problem # Points 1&2
More information