B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC
|
|
|
- Prudence Parker
- 5 years ago
- Views:
Transcription
1 B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC J.McNeill, S. Goluguri, A. Nair Worcester Polytechnic Institute (WPI), Worcester, MA
2 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 2
3 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 3
4 Goals General: Take advantage of CMOS scaling Digital Relax requirements on analog precision All calibration / complexity in digital domain Background Calibration continuous in background Deterministic Short time constant for adaptation No requirements on input signal behavior Specific Implementation: 14b Pipeline ADC 4
5 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 5
6 Pipeline ADC Review 6
7 Linear gain: Residue Expression v R = G ( i v IN " D i # V ) REF 7
8 Linear gain: Residue Expression v R = G ( i v IN " D i # V ) REF Nonlinearity error: v R = G ( i v IN " D i # V ) REF " e 8
9 Nonlinearity Error Function of input: e( v ) IN v IN 9
10 Nonlinearity Error Function of output: e( v ) R v R 10
11 Open-Loop Differential Pair Nonlinearity error: 11
12 Pipeline ADC Review Residue 1 v R1 = G 1 v IN " D 1 # V REF ( ) (assumes linear gain) 12
13 Pipeline ADC Review Residue 2 v R 2 = G ( 2 v R1 " D 2 #V ) REF v R 2 = G ([ 2 G ( 1 v IN " D 1 # V )] REF " D 2 #V ) REF 13
14 Pipeline ADC Review Solve for v IN / V REF v IN 1 = D 1 + D 2 V REF G 2 " G OUTPUT CODE x + 1 v R 2 G 2 " G QUANTIZATION ERROR 14
15 Pipeline ADC Review All stage results: x = D G 1 D G 1 G 2 D G 1 G 2 G 3 D G 1 G 2 G 3 G 4 D 5 15
16 Pipeline ADC Review D b : Result of "back end" digitizing v R1 x = D " D D % $ D 4 + D 5 ' G 1 # G 2 G 2 G 3 G 2 G 3 G & D b 16
17 Digital Correction: Gain D b : Result of "back end" digitizing v R1 x = D 1 + 1ˆ G 1 D b G ˆ 1 : Digital estimate of analog gain G 1 17
18 Digital Correction: Nonlinearity D b : Result of "back end" digitizing v R1 ( ) x = D 1 + 1ˆ D + e p ˆ G b 1,D b 1 p ˆ 1 : Estimate of nonlinearity parameter p 1 Murmann..., "A 12b 75MS/s Pipelined ADC using open-loop residue amplification," ISSCC
19 Digital Calibration D b : Result of "back end" digitizing v R1 ( ) x = D 1 + 1ˆ D + e p ˆ G b 1,D b 1 How to estimate G 1, p 1 Digitally In the background Without a known input? 19
20 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 20
21 Previous Work Multiple-mode residue amplifier Murmann..., "A 12b 75MS/s Pipelined ADC using open-loop residue amplification," ISSCC
22 Previous Work PR choice between residue amplifier modes Compare statistics of results from each mode Murmann..., "A 12b 75MS/s Pipelined ADC using open-loop residue amplification," ISSCC
23 Difficulty About 2 2N samples needed to decorrelate calibration signal from unknown ADC input Murmann..., "A 12b 75MS/s Pipelined ADC using open-loop residue amplification," ISSCC
24 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 24
25 Split ADC Architecture ADC OUTPUT CODE ADC "A" x A + + x = x A + x B 2 v IN ADC "B" x B + - "x = x B # x A DIFFERENCE ERROR ESTIMATION Split ADC into identical halves Use different residue mode on each side 25
26 Split ADC Architecture ADC OUTPUT CODE ADC "A" x A + + x = x A + x B 2 v IN ADC "B" x B + - "x = x B # x A DIFFERENCE ERROR ESTIMATION Average of A, B results is ADC output code Calibration signal developed from difference 26
27 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 27
28 Same Area, Noise, Speed, Power ANALOG DIGITAL ANALOG DIGITAL v IN C g m x SPLIT v IN C 2 C 2 g m 2 g m 2 A B x A x B x x A + x B 2 Speed " f T = b g m $ # C % ' & " f T = b g m 2 % " $ ' = b g m $ # C 2 & # C % ' & Power Noise P = p " g m " x = n kt C " x = P = p " g m 2 + p " g m 2 = p " g m 1 2 n kt C 2 Negligible impact on analog complexity # % $ & ( ' 2 # n kt & % ( $ C 2 ' 2 = n kt C 28
29 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 29
30 Block Diagram v IN 30
31 Digital Correction CALIBRATION (SET OF 32 CONVERSIONS) 31
32 Calibration: Intuitive View A, B residue modes Larger v RA Corrected code x A more sensitive to nonlinearity Nonzero x = x B - x A More likely due to error in A parameters Adjust G 1A, p 1A 32
33 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 33
34 MATLAB Simulation Parameters 34
35 Simulated INL 35
36 Calibration Convergence Long decorrelation times not necessary 36
37 Outline Background Goals Pipeline ADC Review Previous Self-Calibration Techniques "Split ADC" Architecture Area / Noise / Speed / Power Implications Design Details Results Conclusion 37
38 Conclusion "Split ADC" architecture Average: Output code Difference: Drive to zero to correct errors Deterministic: Converges rapidly Suitable for high resolution ADCs Negligible effect on analog Area, power, noise, speed Complexity moved into digital domain 14b Pipeline ADC Correct gain, nonlinearity errors Self-calibration in ~ 50,000 conversions 38
39 Acknowledgments Analog Devices Precision Nyquist Converters group Michael Coln Brian Larivee Bob Adams Bob Brewer Larry DeVito Paul Ferguson Colin Lyden Katsu Nakamura Richard Schreier Larry Singer Stanford University Boris Murmann 39
Deep Submicron CMOS and the New Era of Creativity in Analog Design
Deep Submicron CMOS and the New Era of Creativity in Analog Design John A. McNeill Worcester Polytechnic Institute (WPI), Worcester, MA mcneill@ece.wpi.edu McNEILL: CREATIVITY IN DSM CMOS MAY 3, 2006 Overview
Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power
Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power UCB IC-Seminar November 25, 2002 Boris Murmann Prof. Bernhard E. Boser Outline Motivation Research Overview Analog Errors
Pipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
Successive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC).
Signal types. Signal characteristics:, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC). Signal types Stationary (average properties don t vary with time) Deterministic
Background Digital Calibration Techniques for Pipelined ADC s y
Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University
Higher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design
Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of
Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.
Design and Calibration Techniques for SAR and Pipeline ADCs
Erik Jonsson School of Engineering & Computer Science Design and Calibration Techniques for SAR and Pipeline ADCs Yun Chiu Erik Jonsson Distinguished Professor Texas Analog Center of Excellence University
The influence of parasitic capacitors on SAR ADC characteristics
The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru
Analog / Mixed-Signal Circuit Design Based on Mathematics
群馬大学 小林研究室 S23-1 Analog Circuits III 10:15-10:45 AM Oct. 28, 2016 (Fri) Analog / Mixed-Signal Circuit Design Based on Mathematics Haruo Kobayashi Haijun Lin Gunma University, Japan Xiamen University of
Slide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
Analog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
Data Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
ECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
EXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
EE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
Pipelined ADC Design - A Tutorial -
epartment of Electrical and omputer Engineering Pipelined A esign - A Tutorial - Based on Slides from r. Bibhudatta Sahoo University of Illinois at Urbana-hampaign Slides by Bibhudatta Sahoo -- Outline
Analog Design Challenges in below 65nm CMOS
Analog Design Challenges in below 65nm CMOS T. R. Viswanathan University of Texas at Austin 4/11/2014 Seminar 1 Graduate Students Amit Gupta (TI):Two-Step VCO based ADC K. R. Raghunandan (Si Labs): Analog
Lecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
Experimental Verification of a Timing Measurement Circuit With Self-Calibration
19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Experimental Verification of a Timing Measurement Circuit With Self-Calibration Kateshi Chujyo, Daiki Hirabayashi, Kentaroh Katoh Conbing Li, Yutaroh
SWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background
EE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
EXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
EE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
EE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
EXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
EE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
Digital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
Outline. Classical Control. Lecture 1
Outline Outline Outline 1 Introduction 2 Prerequisites Block diagram for system modeling Modeling Mechanical Electrical Outline Introduction Background Basic Systems Models/Transfers functions 1 Introduction
Digital Control Engineering Analysis and Design
Digital Control Engineering Analysis and Design M. Sami Fadali Antonio Visioli AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Academic Press is
Early Monolithic Pipelined ADCs
Early Monolithic Pipelined ADCs Stephen H. Lewis Solid-State Circuits Research Laboratory Department of Electrical and Computer Engineering University of California, Davis CA USA 1 Pipelining Stage 1 Stage
Blind phase/frequency synchronization with low-precision ADC: a Bayesian approach
Blind phase/frequency synchronization with low-precision ADC: a Bayesian approach Aseem Wadhwa, Upamanyu Madhow Department of ECE, UCSB 1/26 Modern Communication Receiver Architecture Analog Digital TX
Higher-Order Modulators: MOD2 and MODN
ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding
Second and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
AN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma
Preliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems
Preliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems Geoff Zhang September, 2018 Outline 1/(1+D) precoding for PAM4 link systems 1/(1+D)
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
Acknowledgements. Control System. Tracking. CS122A: Embedded System Design 4/24/2007. A Simple Introduction to Embedded Control Systems (PID Control)
Acknowledgements A Simple Introduction to Embedded Control Systems (PID Control) The material in this lecture is adapted from: F. Vahid and T. Givargis, Embedded System Design A Unified Hardware/Software
Digital Control System Models. M. Sami Fadali Professor of Electrical Engineering University of Nevada
Digital Control System Models M. Sami Fadali Professor of Electrical Engineering University of Nevada 1 Outline Model of ADC. Model of DAC. Model of ADC, analog subsystem and DAC. Systems with transport
Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
Pipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
Pipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs
Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k
EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
Testing Thermodynamic States
Testing Thermodynamic States Joe T. Evans, January 16, 2011 www.ferrodevices.com Presentation Outline Introduction A charge model for electrical materials Instrumentation theory based on the charge model
Modeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
INTRODUCTION TO DELTA-SIGMA ADCS
ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of
Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
EXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs
204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea
Local MAX-CUT in Smoothed Polynomial Time
Local MAX-CUT in Smoothed Polynomial Time Omer Angel 1 Sebastien Bubeck 2 Yuval Peres 2 Fan Wei 3 1 University of British Columbia 2 Microsoft Research Redmond 3 Stanford University November 9, 2016 Introduction
Atoms, Molecules and Solids. From Last Time Superposition of quantum states Philosophy of quantum mechanics Interpretation of the wave function:
Essay outline and Ref to main article due next Wed. HW 9: M Chap 5: Exercise 4 M Chap 7: Question A M Chap 8: Question A From Last Time Superposition of quantum states Philosophy of quantum mechanics Interpretation
Stochastic Models, Estimation and Control Peter S. Maybeck Volumes 1, 2 & 3 Tables of Contents
Navtech Part #s Volume 1 #1277 Volume 2 #1278 Volume 3 #1279 3 Volume Set #1280 Stochastic Models, Estimation and Control Peter S. Maybeck Volumes 1, 2 & 3 Tables of Contents Volume 1 Preface Contents
ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx
Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering
Contrôle de position ultra-rapide d un objet nanométrique
Contrôle de position ultra-rapide d un objet nanométrique présenté par Alina VODA alina.voda@gipsa-lab.grenoble-inp.fr sur la base de la thèse de Irfan AHMAD, co-encadrée avec Gildas BESANCON plate-forme
Keywords: sensor compensation, integrated circuit, ic, compensation algorithm, piezoresistive, prt, pressure sensors, temperature
Maxim > Design Support > Technical Documents > Tutorials > ASICs > APP 2024 Maxim > Design Support > Technical Documents > Tutorials > Sensors > APP 2024 Keywords: sensor compensation, integrated circuit,
EXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
THE SECANT METHOD. q(x) = a 0 + a 1 x. with
THE SECANT METHOD Newton s method was based on using the line tangent to the curve of y = f (x), with the point of tangency (x 0, f (x 0 )). When x 0 α, the graph of the tangent line is approximately the
Nyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
EE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
Distributed Real-Time Control Systems
Distributed Real-Time Control Systems Chapter 9 Discrete PID Control 1 Computer Control 2 Approximation of Continuous Time Controllers Design Strategy: Design a continuous time controller C c (s) and then
STATISTICAL analog-to-digital converters (ADCs) refer
538 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 6, JUNE 2015 Statistical ADC Enhanced by Pipelining and Subranging Sen Tao, Student Member, IEEE, Emmanuel Abbe, Member, IEEE,
Atmospheric Extinction
Atmospheric Extinction Calibrating stellar photometry requires correction for loss of light passing through the atmosphere. Atmospheric Rayleigh and aerosol scattering preferentially redirects blue light
D/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers
6.00 CIRCUITS AN ELECTRONICS ependent Sources and Amplifiers Review Nonlinear circuits can use the node method Small signal trick resulted in linear response Today ependent sources Amplifiers Reading:
Stochastic Differential Equation Noise Analysis of Single-Ended Input Differential Amplifier (MOS) with Variable Load
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 7 (2017) pp. 1109-1116 Research India Publications http://www.ripublication.com Stochastic Differential Equation
Chap 8. State Feedback and State Estimators
Chap 8. State Feedback and State Estimators Outlines Introduction State feedback Regulation and tracking State estimator Feedback from estimated states State feedback-multivariable case State estimators-multivariable
ELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
UNIT 1. SIGNALS AND SYSTEM
Page no: 1 UNIT 1. SIGNALS AND SYSTEM INTRODUCTION A SIGNAL is defined as any physical quantity that changes with time, distance, speed, position, pressure, temperature or some other quantity. A SIGNAL
Stability of Mass-Point Systems
Simulation in Computer Graphics Stability of Mass-Point Systems Matthias Teschner Computer Science Department University of Freiburg Demos surface tension vs. volume preservation distance preservation
EE141-Fall 2011 Digital Integrated Circuits
EE4-Fall 20 Digital Integrated Circuits Lecture 5 Memory decoders Administrative Stuff Homework #6 due today Project posted Phase due next Friday Project done in pairs 2 Last Lecture Last lecture Logical
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
EE241 - Spring 2000 Advanced Digital Integrated Circuits. References
EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution
Multiple Bits Distributed Moving Horizon State Estimation for Wireless Sensor Networks. Ji an Luo
Multiple Bits Distributed Moving Horizon State Estimation for Wireless Sensor Networks Ji an Luo 2008.6.6 Outline Background Problem Statement Main Results Simulation Study Conclusion Background Wireless
Satellite Attitude Control System Design Using Reaction Wheels Bhanu Gouda Brian Fast Dan Simon
Satellite Attitude Control System Design Using Reaction Wheels Bhanu Gouda Brian Fast Dan Simon Outline 1. Overview of Attitude Determination and Control system. Problem formulation 3. Control schemes
INTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V
Metrology Experiment for Engineering Students: Platinum Resistance Temperature Detector
Session 1359 Metrology Experiment for Engineering Students: Platinum Resistance Temperature Detector Svetlana Avramov-Zamurovic, Carl Wick, Robert DeMoyer United States Naval Academy Abstract This paper
Nyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
D/A-Converters. Jian-Jia Chen (slides are based on Peter Marwedel) Informatik 12 TU Dortmund Germany
12 D/A-Converters Jian-Jia Chen (slides are based on Peter Marwedel) Informatik 12 Germany Springer, 2010 2014 年 11 月 12 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply.
Department of Mechanical and Aerospace Engineering MAE334 - Introduction to Instrumentation and Computers. Midterm Examination.
Department of Mechanical and Aerospace Engineering MAE334 - Introduction to Instrumentation and Computers Midterm Examination October 19, 2005 o Closed Book and Notes o Fill in your name on your scoring
INSTRUMENTAL ENGINEERING
INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)
A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis
ASP-DAC 2014 A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis Yang Song, Sai Manoj P. D. and Hao Yu School of Electrical and Electronic Engineering, Nanyang