ANALYSIS OF SMALL-SIGNAL MODEL OF A PWM DC-DC BUCK-BOOST CONVERTER IN CCM.
|
|
- Mabel Murphy
- 6 years ago
- Views:
Transcription
1 ANALYSIS OF SMALL-SIGNAL MODEL OF A PWM DC-DC BUCK-BOOST CONVERTER IN CCM. A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Engineering By Julie J. Lee B.S.EE, Wright State University, Dayton, OH, Wright State University
2 WRIGHT STATE UNIVERSITY SCHOOL OF GRADUATE STUDIES August 17, 2007 I HEREBY RECOMMEND THAT THE THESIS PREPARED UNDER MY SUPERVISION BY Julie J. Lee ENTITLED Analysis of Small- Signal Model of a DC-DC Buck-Boost Converter in CCM BE ACCEPTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF Master of Science in Engineering Marian K. Kazimierczuk, Ph.D. Thesis Director Fred D. Garber, Ph.D. Department Chair Committee on Final Examination Marian K. Kazimierczuk, Ph.D. Kuldip S. Rattan, Ph.D. Ronald Riechers, Ph.D. Joseph F. Thomas, Jr., Ph.D. Dean, School of Graduate Studies
3 Abstract Lee, Julie J. M.S. Egr., Department of Electrical Engineering, Wright State University, Analysis of Small-Signal Model PWM DC-D Buck-Boost Converter in CCM. The objective of this research is to analyze and simulate the pulse-width-modulated (PWM) dc-dc buck-boost converter and design a controller to gain stability for the buck-boost converter. The PWM dc-dc buck-boost converter reduces and/or increases dc voltage from one level to a another level in devices that need to, at different times or states, increase or decrease the output voltage. In this thesis, equations for transfer funtions for a PWM dc-dc open-loop buck-boost converter operating in continuous-conduction-mode (CCM) are derived. For the pre-chosen design, the open-loop characterics and the step responses are studied. The converter is simulated in PSpice to validate the theoretical analysis. AC analysis of the buck-boost converter is performed using theoretical values in MatLab and a discrete point method in PSpice. Three disturbances, change in load current, input voltage, and duty cycle are examined using step responses of the system. The step responses of the output voltage are obtained using MatLab Simulink and validated using PSpice simulation. Design and simulation of an integral-lead (type III) controller is chosen to reduce dc error and gain stability. Equations for the integral-lead controller are given based on steady-state and AC analysis of the open-loop circuit, with a design method illustrated. The designed controller is implemented in the circuit, and the ac behavior of the system is presented. Closed loop transfer fuctions are derived for the buck-boost converter. AC analysis of the buck-boost converter is studied using both theoretical values and a discrete point method in PSpice. The step responses of the output voltage due to step change in reference voltage, input voltage and load current are presented. The design and the obtained transfer functions of the PWM dc-dc closed-loop buck-boost converter are validated using PSpice. iii
4 Contents 1 Introduction Background Thesis Objectives Open-Loop Buck-Boost Transfer Functions for Small-Signal Open-Loop Buck-Boost Open-Loop Input Control to Output Voltage Transfer Function Open-Loop Input Voltage to Output Voltage Transfer Function Open-Loop Input Impedance Open-Loop Output Impedance Open-Loop Responses of Buck-Boost using MatLab and Simulink Open-Loop Response due to Input Voltage Step Change Open-Loop Response due to Load Current Step Change Open-Loop Response due to Duty Cycle Step Change Open-Loop Responses of Buck-Boost Using PSpice Open-Loop Response of Buck-Boost Open-Loop Response due to Input Voltage Step Change Open-Loop Response due to Load Current Step Change Open-Loop Response due to Duty Cycle Step Change iv
5 3 Closed Loop Response Closed Loop Transfer Functions Integral-Lead Control Circuit for Buck-Boost Loop Gain of System Closed Loop Control to Output Voltage Transfer Function Closed Loop Input to Output Voltage Transfer Function Closed Loop Input Impedance Closed Loop Output Impedance Closed Loop Step Responses of Buck-Boost Closed Loop Response due to Input Voltage Step Change Closed Loop Response due to Load Current Step Change Closed Loop Response due to Reference Voltage Step Change Closed Loop Step Responses using PSpice Closed Loop Response of buck-boost Closed Loop Response due to Input Voltage Step Change Closed Loop Response due to Load Current Step Change Closed Loop Response due to Reference Voltage Step Change Conclusion Contributions Future Work Appendix A 83 References 86 v
6 List of Figures 2.1 Small-signal model of buck-boost Block diagram of buck-boost Small-signal model of buck-boost to determine T p the input control to output voltage transfer function Theoretical open-loop magnitude Bode plot of input control to output voltage transfer function T p for a buck-boost Open-loop phase Bode plot of input control to output voltage transfer function T p for a buck-boost with and without 1µs delay Discrete point open-loop magnitude Bode plot of input control to output voltage transfer function T p for a buck-boost Discrete points open-loop phase Bode plot of input control to output voltage transfer function T p for a buck-boost Small-signal model of the buck-boost to determine the input to output voltage transfer function M v the input to output function Open-loop magnitude Bode plot of input to output voltage transfer function M v for a buck-boost Open-loop phase Bode plot of input to output transfer function M v for a buckboost vi
7 2.11 Open-loop magnitude Bode plot of input to output transfer function M v for a buck-boost Open-loop phase Bode plot of input to output transfer function M v for a buckboost Open-loop magnitude Bode plot of input impedance transfer function Z i for a buck-boost Open-loop phase Bode plot of input impedance transfer function Z i for a buckboost Discrete points open-loop magnitude Bode plot of input impedance transfer function Z i for a buck-boost Discrete points open-loop phase Bode plot of input impedance transfer function Z i for a buck-boost Small-signal model of the buck-boost for determining output impedance Z o Open-loop magnitude Bode plot of output impedance transfer function Z o for a buck-boost Open-loop phase Bode plot of output impedance transfer function Z o for a buck-boost Discrete points open-loop magnitude Bode plot of output impedance transfer function Z o for a buck-boost Discrete points open-loop phase Bode plot of output impedance transfer function Z o for a buck-boost Open-Loop step response due to step change in input voltage v i Open-Loop step response due to step change in load current i o Open-Loop step response due to step change in duty cycle d Open-loop buck-boost model with disturbances Open-loop buck-boost response without disturbances vii
8 2.27 PSpice model of Open-Loop buck-boost with step change in input voltage Open-Loop step response due to step change in input voltage using PSpice PSpice model of Open-Loop buck-boost with step change in load current Open-Loop step response due to step change in load current using PSpice PSpice model of Open-Loop buck-boost with step change in duty cycle Open-Loop step response due to step change in duty cycle using PSpice Closed loop circuit of voltage controlled buck-boost with PWM Closed loop small-signal model of voltage controlled buck-boost Block diagram of a closed-loop small-signal voltage controlled buck-boost Simplified block diagram of a closed-loop small-signal voltage controlled buckboost Magnitude Bode plot of modulator and input control to output voltage transfer function T mp for a buck-boost Phase Bode plot of modulator and input control to output voltage transfer function T mp for a buck-boost Magnitude Bode plot of the input control to output voltage transfer function T k before the compensator is added for a buck-boost Phase Bode plot of the input control to output voltage transfer function T k before the compensator is added for a buck-boost The Integral Lead Controller Magnitude Bode plot of the controller transfer function T c for a buck-boost Phase Bode plot of the controller transfer function T c for a buck-boost Magnitude Bode plot of the loop gain transfer function T for a buck-boost Phase Bode plot of the loop gain transfer function T for a buck-boost Magnitude Bode plot of the input control to output transfer function T cl for a buck-boost viii
9 3.15 Phase Bode plot of the input control to output transfer function T cl for a buckboost Magnitude Bode plot of the input control to output transfer function T cl for a buck-boost Phase Bode plot of the input control to output transfer function T cl for a buckboost Magnitude Bode plot of the input to output voltage transfer function M vcl for a buck-boost Phase Bode plot of the input to output voltage transfer function M vcl for a buck-boost Magnitude Bode plot of the input to output voltage transfer function M vcl for a buck-boost Phase Bode plot of the input to output voltage transfer function M vcl for a buck-boost Magnitude Bode plot of the input impedance transfer function Z icl for a buckboost Phase Bode plot of the input impedance transfer function Z icl for a buck-boost Magnitude Bode plot of the input impedance transfer function Z icl for a buckboost Phase Bode plot of the input impedance transfer function Z icl for a buck-boost Magnitude Bode plot of the output impedance transfer function Z ocl for a buck-boost Phase Bode plot of the output impedance transfer function Z ocl for a buck-boost Magnitude Bode plot of the output impedance transfer function Z ocl for a buck-boost Phase Bode plot of the output impedance transfer function Z ocl for a buck-boost. 67 ix
10 3.30 Closed Loop step response due to step change in v i Closed Loop step response due to step change in i o Closed Loop step response due to step change in v r Closed loop buck-boost model with disturbances Closed loop buck-boost response without disturbances PSpice model of Closed Loop buck-boost with step change in input voltage Closed Loop step response due to step change in input voltage using PSpice PSpice model of Closed Loop buck-boost with step change in load current Closed Loop step response due to step change in load current using PSpice PSpice model of Closed Loop buck-boost with step change in duty cycle Closed Loop step response due to step change in reference voltage using PSpice x
11 Acknowledgements I would like to thank my advisor, Dr. Marian K. Kazimierczuk, for his guidance and input on the thesis development process. I also wish to thank Dr. Ronald Riechers and Dr. Kuldip S. Rattan for serving as members of my MS thesis defense committee, giving the constructive criticism necessary to produce a quality technical research document. I would also like to thank the Department of Electrical Engineering and Dr. Fred D. Garber, the Department Chair, for giving me the opportunity to obtain my MS degree at Wright State University.
12 1 Introduction 1.1 Background Trends in the current consumer electronics market demand smaller, more efficient devices. With the increasing use of electronic devices on the market, a demand of low power and low supply voltages is ever increasing. The key for power management is balancing need for less power and lower supply voltages with maintaining operational ability. Many electronic devices require several different voltages and are provided by either a battery or a rectified ac supply line current. However, the voltage is usually not the required, or the ripple voltage could be to high. Voltage regulator methodology is a constant dc voltage despite changes in line voltage, load and temperature. Voltage regulator can be classified into linear regulators and switching-mode regulators. Some drawbacks of linear regulators are poor efficiency, which also leads to excess heat dissipation and it is impossible to generate voltages higher than the supply voltage. Switchingmode regulators can be separated into the following categories: Pulse-Width Modulated (PWM) dc-dc regulators, Resonant dc-dc converters, and Switched-capacitor voltage regulators. The PWM dc-dc regulators can be divided into three important topologies: buck converter, boost converter, and buck-boost converter. The buck-boost converter is chosen for analysis. The PWM dc-dc buck-boost converter reduces and increases dc voltage from one level to a another [1]-[5]. A buck-boost converter can operate in both continuous conduction mode 1
13 (CCM), which is the state discussed, and discontinuous conduction mode (DCM) depending on the inductor current waveform. In CCM, the inductor current flows continuously for the entire period, whereas in DCM, the inductor current reduces to zero and stays at zero for the rest of the period before it begins to rise again. 1.2 Thesis Objectives The objectives of this thesis are as follows: 1. To analyze and simulate the dc-dc buck-boost converter for open-loop. 2. To design a control circuit for the buck-boost converter. 3. To analyze and simulate the dc-dc buck-boost converter for closed-loop. 2
14 2 Open-Loop Buck-Boost Derived small-signal open-loop transfer functions for the input control to ouput voltage transfer fuction T p, audio susceptibilitym v, input impedance Z i and output impedance Z o. Using the transfer functions finding the AC analysis of the transfer fuction by finding the Bode plots. Step responses of the system are found due to a step change in input voltage v i, duty cycle d and load current i o. 2.1 Transfer Functions for Small-Signal Open-Loop Buck-Boost Open-Loop Input Control to Output Voltage Transfer Function A small-signal open-loop buck-boost model is shown in Fig 2.1. A block diagram of a buckboost converter is shown in Fig 2.2. The MOSFET and diode are replaced by a small-signal model of a switching network (dependent voltage and current sources), the inductor is replaced by a short and the capacitor is replaced by an open circuit. The pre-chosen measured values of the circuit are: V I = 48 V, D = 0.407, V F = 0.7V, r DS = 0.4 Ω, R F = 0.02 Ω, L = 334 mh, C = 68 µf, r C = Ω, and R L = 14 Ω. 3
15 v sd V d SD d v i I d L Di l D ( v i o v) C R L v o i o Z 1 L i l r C r Z 2 Figure 2.1: Small-signal model of buck-boost. Z o i o v o M v v o v o v i v o d T p Figure 2.2: Block diagram of buck-boost. 4
16 i Z 2 v i = 0 v sd i o = 0 V d SD d I d L Di l Dv sd = Dv o C R L v o Z 1 L i l r C r Z 2 Figure 2.3: Small-signal model of buck-boost to determine T p the input control to output voltage transfer function. The dependent sources are related to duty cycle. Setting the other two inputs to zero relates the control input to the output. This transfer function due to duty cycle affecting the output is T p. The derivation using Fig 2.3 of T p is below starting from first principles of KCL and KVL. Finding the transfer function of the plant T p i Z2 = v z 2 Z 2 = v o Z 2 (2.1) Using KCL i l i Z2 I l d Di l = 0 i l (1 D)i Z2 I l d = 0 (2.2) i l Z 1 V SD d Dv sd = v o (2.3) v sd = v o (2.4) i l Z 1 = v o V SD d Dv o 5
17 i l = v o(1 D)v sd d Z 1 (2.5) Substituting values v o (1 D)V SD d Z 1 (1 D) v o Z 2 I L d = 0 (2.6) v o (1 D) 2 V SDd(1 D) v o I L d = 0 Z 1 Z 1 Z 2 [ (1 D) 2 v o 1 ] [ = d I L V ] SD(1 D) Z 1 Z 2 Z 1 T p v o(s) d(s) v o =i o =0= ( ) I l V SD(1 D) Z ( 1 ) = (1 D) 2 Z 1 Z 1 2 ( ) I l 1 V SD(1 D) I L (1 D) 2 Z 1 Z 2 (2.7) I l = I D (1 D) = I o (1 D) = v o (1 D)R L (2.8) Using KVL ri L Dv sd v F v o = 0 (2.9) v sd v I v F v o = 0 v sd = v I v F v o (2.10) Substituting values [ r v o (1 D)R L ] D(v I v F v o )v F v o = 0 (2.11) 6
18 [ r v o (1 D)R L ] Dv F o v F v o = Dv I [ r v o v I D v F 1D (1 D)R l v o ( vf v o )] = v I D [ ( r v o (1 D) 1 v )] F = v I D (1 D)R L v o ( v sd = v I v F v o = v o 1 v F v ) ( I = I L R L (1 D) 1 v F 1 ) v o v o v o M V DC v sd I L = 1 D [ ( R L (1 D) 1 v )] F v o r T p (s) = ( ) T p (s) v I o L 1 V SD(1 D) d I l v i =i o =0 = (1 D) 2 Z 1 Z 2 T p (s) = ] I L [Z 1 (1 D) v sd I L ] I L [Z 1 (1 D) v sd I L Z 1 (1 D) 2 Z 2 Z 2 = Z 1 Z 2 (1 D) 2 I L [Z 1 (1 D) v sd I L ]Z 2 Z 1 (1 D) 2 Z 2 (2.12) Z 1 = r sl (2.13) Z 2 = R ( L rc sc 1 ) R L r C sc 1 (2.14) 7
19 v sd I L = 1 D [ ( R L (1 D) 1 v ) ] F r v o (2.15) I L = v o (1 D)R L (2.16) T p = I L [Z 1 (1 D) v sd I L ]Z 2 Z 1 (1 D) 2 Z 2 (2.17) DenT p = (r sl)(1 D) 2 R ( L rc sc 1 ) R L r C sc 1 DenT p = ( R L r C 1 ( )(r sl)(1 D) 2 R L r c 1 ) sc sc = R L r rr C r 1 sc slr L slr C L ( (1 D)2 R L r C R ) L C sc = scr L r scr C r r s 2 CLR L s 2 LCr C sl(1 D) 2 (scr L r C R L ) = s 2 C[ r(r L r C )(1 D) 2 ] R L r C L s r(1 D)2 R L LC(R L r C ) LC(R L r C ) (2.18) [ NumT p = (sc) 1 LC(R L r C ) ]I L [ RL ( rc 1 sc ) R L r C 1 sc ] [ R L r C 1 ][ Z 1 (1 D) v ] sd sc I L = I L (R L (scr C 1)(r sl)) 1 D ( [R L (1 D) 2 1 v )][ ] F v o r 1 LC(R L r C ) 8
20 ( V o = (R L (scr C 1)) (1 D)R L V o NumT p = ((1 D)R L r C ) 1 LC(R L r C ) ) [ (L) s 1 ( R L (1 D) 2 (1 v )] F )r(1 2D) DL v o ( s 1 )[ s 1 ( Cr C DL (R L(1 D) 2 1 v )] F )r(1 2D) v o (2.19) ζ = C[ r(r L r C )(1 D) 2 ] R L r C L 2 LC(R L r C )[r(1 D) 2 R L ] r(1 D) ω o = 2 R L LC(R L r C ) (2.20) (2.21) ω zn = 1 Cr C (2.22) ω zp = 1 ( [R L (1 D) 2 1 v ) ] F r(1 2D) DL v o (2.23) V o T p v o d v i =i o =0 = (1 D)(R L r C ) (sω zn )(sω zp ) s 2 2ζ ω o sω 2 o (2.24) V o T px = (1 D)(R L r C ) (2.25) = V o r C (1 D)(R L r C ) T po = T p (0) = V o R ω zn ω zp (1 D)(R L r C ) ωo 2 ( ) ( Cr 1 1 C DL R L (1 D) 2( ) ) 1 v F v o r(1 2D) r(1 D) 2 R L LC(R L r C ) 9
21 = T po = V o r C (1 D)(R L r C ) V o D(1 D) ( R L (1 D) 2( ) ) 1 v F vo r(1 2D) CDLr C r(1 D) 2 R L LC(R L r C ) R L(1 D) 2( ) 1 v F v o r(1 2D) r(1 D) 2 R L (2.26) The Bode plot of T p is shown in Fig 2.4 and 2.5. The input control to output voltage transfer function T p has a non-minimum phase system due to the right hand plane zero. The complex pole of the system is dependent on duty cycle, D. The Bode plots for input control to output voltage transfer function T p is also found using discrete points. Discrete points were used rather than sweeping the circuit because PSpice sweeps are only accurate for linearized circuits. Therefore, a sinusoidal source was inserted, and the magnitude of ripples in either the voltage or the current are used to determine the magnitude of the function. Phase of the function was found my determining the time difference between the two signals of interest. Distingushing the ripple from the noise was a challange to be overcome. The answer was to boost the signal voltage but still maintain the small-signal condition of the system. Therefore, for this thesis, a magnitude value of ten or less volts for the test voltage is considered a small-signal. Most test voltages did not need to exceed five volts to distinguish between the noise and ripple. The only one that required a higher value is Z icl, which is caused by the MOSFET being placed in series with the sinusoidal voltage source. In addition the MOSFET has a floating node associated with it. Figs 2.6 and 2.7 show the discrete point Bode plots of the control input to output voltage transfer function T p. 10
22 T p (db V) f (Hz) Figure 2.4: Theoretical open-loop magnitude Bode plot of input control to output voltage transfer function T p for a buck-boost t d = 0 t d = 1µ s φ Tp ( ) f (Hz) Figure 2.5: Open-loop phase Bode plot of input control to output voltage transfer function T p for a buck-boost with and without 1µs delay. 11
23 T p (db V) f (Hz) Figure 2.6: Discrete point open-loop magnitude Bode plot of input control to output voltage transfer function T p for a buck-boost φ Tp ( ) f (Hz) Figure 2.7: Discrete points open-loop phase Bode plot of input control to output voltage transfer function T p for a buck-boost. 12
24 d = 0 i o = 0 i i v sd i Z 2 Di l = Dv sd D ( v i o v) C v i R L v o Z 1 L i l r C r Z i Z 2 Figure 2.8: Small-signal model of the buck-boost to determine the input to output voltage transfer function M v the input to output function Open-Loop Input Voltage to Output Voltage Transfer Function A small-signal model of a buck-boost converter with inputs d = 0 and i o = 0 is shown in Fig 2.8. Using this model to derive equations for the input voltage to out voltage transfer function M v, also known as audio susceptibility. Again, using first principles to start the derivation process. From KCL i l Di l i Z2 = 0 (2.27) Using KVL i Z2 = v o Z 2 (2.28) i l = i Z 2 (1 D) = v o (1 D)Z 2 (2.29) i l Z 1 v o Dv sd = 0 13
25 i l Z 1 = v o D(v i v o ) i l Z 1 = Dv i (1 D)v o v o Z 2 (1 D) Z 1 = Dv i (1 D)v o Dv i = (1 D)v o [1 ] Z 1 Z 2 (1 D) 2 = D (1 D) M v (s) v o(s) v i (s) D d=i o =0 = [ ] (1 D) 1 Z 1 Z 2 (1 D) 2 [ 1 1 Z = D (1 D)2 1 (1 D) Z 2 (1 D) 2 1 (1 D) Z 1 Z 2 ] M v = (1 D)DR Lr C L(R L r C ) sω zn s 2 2ζ ω o sω 2 o (2.30) M vx = (1 D)DR Lr C L(R L r C ) (2.31) M vo = M v (0) = (1 D)DR Lr C L(R L r C ) ω zn ω 2 o = (1 D)DR Lr C L(R L r C ) 1 Cr C r(1 D) 2 R L LC(R L r C ) 14
26 Fig: 2.9 and 2.10 show the theoretical Bode plots of M v. M vo = (1 D)DR L r(1 D) 2 R L (2.32) Using PSpice to determine certain points of interest gives the following Bode plot shown in figures 2.11 and Open-Loop Input Impedance Finding the input impedance Z i for the open-loop buck-boost converter circuit. Using Fig 2.8 to derive the open-loop impedance of the buck-boost small-signal model. Using KCL Di l i l i Z2 = 0 i Z2 = Di l i l i Z2 = (1 D)i l (2.33) From KVL Z 1 i l D(v i v o )v o = 0 Z 1 i l Dv io (1 D) = 0 i l Z 1 Dv i i l (1 D)(1 D)Z 2 = 0 i l Z 1 Dv i i l (1 D) 2 Z 2 = 0 Dv i = i l (Z 1 (1 D) 2 Z 2 ) 15
27 M v (db V) f (Hz) Figure 2.9: Open-loop magnitude Bode plot of input to output voltage transfer function M v for a buck-boost φ MV ( ) f (Hz) Figure 2.10: Open-loop phase Bode plot of input to output transfer function M v for a buckboost. 16
28 M v (db V) f (Hz) Figure 2.11: Open-loop magnitude Bode plot of input to output transfer function M v for a buck-boost φ MV ( ) f (Hz) Figure 2.12: Open-loop phase Bode plot of input to output transfer function M v for a buckboost. 17
29 Z i = v i = (Z 1 (1 D) 2 Z 2 ) i i D 2 = 1 [ D 2 r sl r(1 ] D)2 R L (1 D)2 LC(R L r C ) = (r sl)(r L r C sc 1 )R L(r C sc 1 )(1 D)2 D 2 (R L r C sc 1 ) [ = 1 rrl rr C sc r slr L slr C C L R ] Lr C (1 D) 2 (1 D) 2 R L sc D 2 R L r C sc 1 = 1 D 2 LC(R L r C )s 2 [ C(r(r C R L )R L r C (1 D) 2 )L ] sr L (1 D) 2 r scr L scr C 1 Z i = 1 D 2 (LC(R L r C )) ( ) s 2 C(r(R Lr C )R L r C (1 D) 2 L s R L(1 D) 2 r LC(R L r C ) LC(R L r C ) sc(r L r C )1 where ω rc = 1 C(R L r C ) (2.34) Figs: 2.13 and 2.14 show the theoretical Bode plots of Z i. Z i = L D 2 s 2 2ζ ω o sω 2 o sω rc (2.35) As shown above the Magnitude of Z i decreases quickly with an increase in D. Figs 2.15 and 2.16 show the discrete point Bode plots for Z i. 18
30 Z i (db V) f (Hz) Figure 2.13: Open-loop magnitude Bode plot of input impedance transfer function Z i for a buck-boost φ Zi ( ) f (Hz) Figure 2.14: Open-loop phase Bode plot of input impedance transfer function Z i for a buckboost 19
31 Z i (Ω) f (Hz) Figure 2.15: Discrete points open-loop magnitude Bode plot of input impedance transfer function Z i for a buck-boost φ Zi ( ) f (Hz) Figure 2.16: Discrete points open-loop phase Bode plot of input impedance transfer function Z i for a buck-boost. 20
32 v sd i b i t i Z2 d = 0 v i = 0 i o = 0 Di l Dv sd = Dv o C R L v o v t Z 1 L i l r C r Z 2 Z o Figure 2.17: Small-signal model of the buck-boost for determining output impedance Z o Open-Loop Output Impedance Solving for the transfer function of output impedance Z o. Output impedance Z o of the buckboost small-signal model is shown in Fig 2.17 where all three inputs d, v i, and i o equal 0. A test voltage v t with a current of i t is applied to the output of the model. The ratio of v t to i t determines Z o. Using KVL KCL Z 1 i l Dv t v t = 0 (2.36) i l = (1 D)v t Z 1 (2.37) i b i Z2 i t = 0 i b = (1 D)i l (2.38) 21
33 (1 D)i l = i t i Z2 (1 D) 2 v t Z 1 = i t v t Z 2 v t ( c 1 Z 2 ) = i t (2.39) = Z o = v t i t = 1 = 1 Z 2 (1 D)2 Z 1 ( R (r sl) L (r C 1 = r sl R L(r C 1 (r sl) [ R L ( rc 1 sc = 1 LC(R L r C ) Z o = sc ) R L r C 1 sc sc ) R L r C sc 1 Z 1 Z 1 Z 2 (1D) 2 ) (1 D) 2 (r sl) ( ( R L rc 1 )) 1 LC(R L r C ) sc )] RL (1 D) 2( r C 1 sc s 2 CrR Lr C LR L LCR L r C s rr L LCR L r C s 2 2ζ ω o sωo 2 ( s r L ) ( s 1 Cr C ) s 2 2ζ ω o sω 2 o ) ω rl = r L (2.40) ω zn = 1 Cr C (2.41) 22
34 Z o v t = R Lr C i t (R L r C ) (sω rl )(sω zn ) s 2 2ζ ω o sω 2 o (2.42) Figs: 2.18 and 2.19 show the Bode plots for Z o. As D increases so does the magnitude of Z o at low frequencies. Figs: 2.18 and 2.19 show the discrete points PSpice simulated Bode plots for Z o. 2.2 Open-Loop Responses of Buck-Boost using MatLab and Simulink Open-Loop Response due to Input Voltage Step Change Response of output voltage v o due to a step change of 1 Volt in input voltage v i. The total input voltage is given by equation 3.40 where u(t) is the unit step function and V I (0 ) is the input voltage before applying the step voltage. v I (t) = V I (0 ) V I u(t) (2.43) rearranging T_{p} open-loop input control to output voltage transfer function M_{v} open-loop input to output voltage transfer function, audio suceptibility Z_{i} open-loop input impedance transfer function Z_{o} open-loop output impedance transfer function v i (t) = V I u(t) = v I (t) V I (0 ) (2.44) Changing from time domain to s-domain 23
35 7 6 5 Z o (db V) f (Hz) Figure 2.18: Open-loop magnitude Bode plot of output impedance transfer function Z o for a buck-boost φ Zo ( ) f (Hz) Figure 2.19: Open-loop phase Bode plot of output impedance transfer function Z o for a buckboost 24
36 7 6 5 Z o (Ω) f (Hz) Figure 2.20: Discrete points open-loop magnitude Bode plot of output impedance transfer function Z o for a buck-boost φ Zo ( ) f (Hz) Figure 2.21: Discrete points open-loop phase Bode plot of output impedance transfer function Z o for a buck-boost 25
37 v i (s) = L{v i (t)} (2.45) where the step change in s-domain is v i (s) = V I s (2.46) Therefore the transient response due to a step change in v i becomes v o (s) = v (s) s (2.47) = V I M vo ω 2 0 ω zn sω zn s(s 2 2ζ ω o sωo) 2 = V sω zn IM vx s(s 2 2ζ ω o sωo) 2 (2.48) Returning from s-domain to time domain v o (t) = L{v o (s)} (2.49) producing the magnitude of the transient response is = V I M vo 1 1 2ζ ω o ω zn ( ωo ω zn ) 2 e σt sin(ω dt φ) (2.50) 1 ζ 2 Where φ = tan 1 ω d ) ω zn (1 ζω o ω zn ( ) 1 ζ tan 1 2 ζ (2.51) The total output voltage response is v o (t) = V(0 )v o (t) t 0 (2.52) 26
38 The maximum overshoot defined in equation where v o ( ) is the steady state value of the output voltage. S max = v omax v o ( ) v o ( ) (2.53) Obtaining the derivative for equation and setting it equal to zero produces the time instants at which the maximum of v o occurs v omax = V I M vo 1 1 2ζ ω o ω zn ( ωo ω zn ) 2 e πζ (2.54) 1 ζ 2 Therefore the maximum overshoot is S max = 1 2ζ ω o ω zn ( ωo ω zn ) 2 e πζ 1 ζ 2 (2.55) The maximum relative transient ripple of the total output voltage can be defined as δ max = v omax v o ( ) v o ( ) (2.56) where v o ( ) is defined as the steady state value of the output voltage. Given the measured values of the circuit are: V I = 48 V, D = 0.407,V F = 0.7 V, r DS =.4 Ω, R F = 0.02 Ω, L = 334 mh, C = 68 µf, r C = Ω, and R L = 14 Ω. These values lead to a maximum overshoot, S max = 35.67% and a relative transient ripple δ max = 1.05%. The step change due to v i is shown in Fig:
39 v O (V) t (ms) Figure 2.22: Open-Loop step response due to step change in input voltage v i Open-Loop Response due to Load Current Step Change Response of v o due to a step change of.1 Amp in i o. The total load current is given by equation 3.40 where u(t) is the unit step function and I o (0 ) is the input current before applying the step current. I o (t) = I o (0 ) I o u(t) (2.57) Step change in the time domain is i o (t) = i o (t) I o (0 ) = I o u(t) (2.58) 28
40 Changing from time domain into s-domain the step change becomes i o (s) = I o s (2.59) The transient component of the output voltage is v o (s) = Z o (s)i o (s) = I or L r C R L r C (sω zn )(sω rl ) s(s 2 2ζ ω o sω 2 o) = I o Z ox (sω zn )(sω rl ) s(s 2 2ζ ω o sω 2 o) (2.60) Switching back from s-domain to time domain v o (t) = L 1 {v o (s)} (2.61) The total output voltage is v o (t) = V(0 )v o (t) (2.62) Again, the maximum relative transient ripple of the total output voltage can be defined as δ max = v omax v o( ) v o( ) where v omax is the steady state value of the total output voltage. Given the measured values of the circuit are: V I = 48 V, D = 0.407, V F = 0.7 V, r DS = 0.4 Ω, R F = 0.02 Ω, L = 334 mh, C = 68 µf, r C = Ω, and R L = 14 Ω. These values lead to a maximum overshoot, S max = % and a relative transient ripple δ max = 0.708%. The step change due to i o is shown in Fig:
41 v O (V) t (ms) Figure 2.23: Open-Loop step response due to step change in load current i o Open-Loop Response due to Duty Cycle Step Change The step response of v o for a step change of 0.1 in d is given. The total duty cycle is given by equation 3.40 where u(t) is the unit step function and D is the duty cycle before applying the step change in the duty cycle. d T (t) = D d T u(t) (2.63) The time domain step change in the duty cycle is d(t) = d T (t) D = d T u(t) (2.64) 30
42 leading to the s-domain version which is d(s) = d T s (2.65) The transient response of the output voltage of the open-loop buck-boost in s-domain is v o (s) = T p (s)d(s) = d T T p (s) s Switching back from s-domain to time domain = d T T po ω 2 o ω zn ω zp (sω zn )(s ω zp ) s(s 2 2ζ ω o sω 2 o ) (2.66) v o (t) = L 1 {v o (s)} The total output voltage is v o (t) = V(0 )v o (t) Again, the maximum relative transient ripple of the total output voltage can be defined as δ max = v omax v o( ) v o( ) where v omax is the steady state value of the total output voltage. Given the measured values of the circuit are: V I = 48 V, D = 0.407, V F = 0.7 V, r DS = 0.4 Ω, R F = 0.02 Ω, L = 334 mh, C = 68 µf, r C =.033 Ω, and R L = 14 Ω. These values lead to a maximum overshoot, S max = 36.01% and a relative transient ripple δ max = 10.16%. The step change due to d is shown in Fig:
43 v O (V) t (ms) Figure 2.24: Open-Loop step response due to step change in duty cycle d. 2.3 Open-Loop Responses of Buck-Boost Using PSpice Open-Loop Response of Buck-Boost A circuit showing the open-loop buck-boost is shown in Fig 2.25 and a model of this circuit is shown in Fig 2.1. The measured values of the circuit are: V I = 48 V, D = 0.389, L = 334 mh, C = 68 µf, r C = Ω, r L = 0.32Ω and R L = 14 Ω. An International Rectifier IRF150 power MOSFET is selected, which has a V DSS = 100V, I SM = 40 A, r DS = 55 mω, C o = 100pF, and Q g = 63nC. Also, an International Rectifier 10CTQ150 Schottky Common Cathode Diode is selected with a V R = 100V, I F(AV) = 10A, V F = 0.73V and R F = 28mΩ. The duty cycle for the MOSFET changes from to to obtain the correct output of 28 V as predicted using MatLab. Also the switching frequency for V p which controls the duty cycle is 100kHz 32
44 D L C v i V I V p r L r C R L i o v o Figure 2.25: Open-loop buck-boost model with disturbances. V out (V) t (ms) Figure 2.26: Open-loop buck-boost response without disturbances. allowing for a fast response time. The disturbances to the system are v i, i o and d. The output voltage of the buck-boost without any disturbances can be seen in Fig The maximum overshoot is %, settling time within five percent of steady state value is 3ms, and settling time withing one percent of steady state value is 7ms. 33
45 D L C v i V I V p r L r C R L v o Figure 2.27: PSpice model of Open-Loop buck-boost with step change in input voltage Open-Loop Response due to Input Voltage Step Change The PSpice circuit with step change in input voltage is shown in Fig An additional voltage pulse source of 1 volt was added with a delay of 10 ms, so that the circuit ran for sufficient time to reach steady state value, and then the disturbance is activated. The output voltage of the buck boost can be seen in Fig The voltage ripple is.22 volts contained between 27.33V and 27.55V, the average value of steady state is V. The maximum overshoot is S max = 21.74% and settling time within one percent is 2ms which contains the ripple of steady state value. The relative maximum overshoot is δ max = 0.455% Open-Loop Response due to Load Current Step Change The PSpice circuit with step change in load current is shown in Fig An additional current pulse source of.1 Amp was added with a delay of 10 ms so that the circuit ran for sufficient time to reach steady state value, then the disturbance is activated. The output voltage of the buck boost can be seen in Fig The voltage ripple is 0.22V and the output voltage is contained between 28.36V and 28.14V. the average value of steady state is 22.25V. The maximum overshoot is S max = 88% and settling time within one percent is 1.4ms which contains the ripple of steady state value. The relative maximum overshoot is δ max = 0.779%. 34
46 V out (V) t (ms) Figure 2.28: Open-Loop step response due to step change in input voltage using PSpice. D L C V I R L i o V p r r L C v o Figure 2.29: PSpice model of Open-Loop buck-boost with step change in load current. 35
47 V out (V) t (ms) Figure 2.30: Open-Loop step response due to step change in load current using PSpice Open-Loop Response due to Duty Cycle Step Change The PSpice circuit with step change in duty cycle is shown in Fig An addition voltage pulse source is added with a switch now on both Pulse generators. The first pulse generator has its switch closed and running for the first ten ms so that it can achieve the desired steady state value then simultaneously the switch to V p is opened and the switch to V p2 is closed with the new duty cycle increased by 0.1. The output voltage of the buck boost can be seen in Fig The voltage ripple is 0.34V the average voltage of steady state is V and the output voltage is contained between the bounds of V and 34.2 V. The settling time is within one percent, which contains the ripple, of steady state value is 2.5ms. 36
48 D V I L C v R o L V p r r L C V p 2 Figure 2.31: PSpice model of Open-Loop buck-boost with step change in duty cycle V out (V) t (ms) Figure 2.32: Open-Loop step response due to step change in duty cycle using PSpice. 37
49 3 Closed Loop Response 3.1 Closed Loop Transfer Functions Fig 3.1 shows the power stage of a buck-boost converter circuit with single-loop control circuit. The control circuit is a single-loop voltage mode control. A small-signal closed-loop model of the buck-boost is shown in Fig 3.2. A block diagram of the closed-loop buck-boost is shown in Fig 3.3. v r, v e, v c and v f are all ac components of the reference voltage, error voltage, output voltage of controller and and feedback voltage respectively. T p is the small-signal control to output transfer function of the non-controlled buck-boost. M v is the open-loop input to output voltage transfer function. Z o is the open-loop output impedance. T m is the transfer function of the pulse width modulator (PWM). The function is the inverse of the hiegth of the ramp voltage being sent to the second op-amp which is being used as a comparator. T c is the transfer function for the lead-intergral controller and T is the loop gain. The circuit is one control input and two disturbances and one output where the independent inputs are v r, v i, and i o respectively and the output is v o. The output voltage is expressed in transfer functions as v o (s) = T ct m T p 1βT c T m T p v r M v 1βT c T m T p v i Z o 1βT c T m T p i o 38
50 v GS v I v i V I L C R L i o v o v R v E Z i V v c V d T v AB v F Z f v t v F β R A R B v o Figure 3.1: Closed loop circuit of voltage controlled buck-boost with PWM. i i Z 2 v sd D ( v i o v) v i I d L Di l V d SD C R L v o i o Z 1 L i l r C r Ζ icl Ζ ocl v R v f v e v T c T d β v f R B R A v o Figure 3.2: Closed loop small-signal model of voltage controlled buck-boost. 39
51 Z o i o M v v i v o v o v e T m v c T c d T p v o v o v R v f α β Figure 3.3: Block diagram of a closed-loop small-signal voltage controlled buck-boost. Z o i o v o v i v o M v v o 1 1 T v o A v r Figure 3.4: Simplified block diagram of a closed-loop small-signal voltage controlled buckboost. Where A = T c T m T p and T = βa PWM transfer function is expressed = A 1T v r M v 1T v i Z o 1T i o = T cl v r M vcl v i Z ocl i o (3.1) 40
52 Where V T m is peak value of the triangular pulse. T m d(s) v c (s) = 1 V T m (3.2) Combining T m and T p together, the control to output transfer function is produced giving a new function T mp, given by T mp (s) = T m (s)t p (s) = v o r C V T m (1 D)(R L r C ) (sω zn )(s ω zp ) s 2 2ζ ω o sω 2 o (3.3) T mpx = v o r C V T m (1 D)(R L r C ) (3.4) T mpo = T m T po = T po V T m = v o r C ω zn ω zp V T m (1 D)(R L r C )ω 2 o (3.5) Figs: 3.5 and 3.6 show the Bode plots of T mp. To find the compensator value find T k T k v f v c vi =0 = βt m T p = βt mp βv o r C = V T m (1 D)(R L r C ) (sω zn )(sω zp ) s 2 2ζ ω o sω 2 o (3.6) T kx = βv o r C V T m (1 D)(R L r C ) (3.7) βv o r C ω zn ω zp T ko = V T m (1 D)(R L r C )ωo 2 (3.8) 41
53 Changing from s-domain into jω domain gives T k = T ko ( ) 2 ( ) 2 1 f f zn 1 f f zp ( ( ) ) 2 2 ( ) 2 1 f f o 2ζ f f o (3.9) ( ) ( ) f f φ Tk = tan 1 tan 1 tan 1 f zn f zp ( ) 2ζ f f o ( ) 2 1 f f o when f f o < 1, (3.10) ( ) ( ) f f φ Tk = 180 tan 1 tan 1 tan 1 f zn f zp ( ) 2ζ f f o ( ) 2 1 f f o when f f o > 1. (3.11) Figs: 3.7 and 3.8 show the Bode plots of T k Integral-Lead Control Circuit for Buck-Boost The following reasons explain the need for a control circuit in dc-dc power converters: 1. To achieve a sufficient degree of relative stability, an acceptable gain between 6 to 12 db and phase margins between 45 and To reduce dc error. 3. To achieve a wider bandwidth and fast transient response. 4. To reduce the output impedance Z ocl. 5. To reduce sensitivity of the closed-loop gain T cl to component values over a wide frequency range. 6. To reduce the input to output noise transmission. 42
54 T mp (db) f (Hz) Figure 3.5: Magnitude Bode plot of modulator and input control to output voltage transfer function T mp for a buck-boost φ Tmp ( ) f (Hz) Figure 3.6: Phase Bode plot of modulator and input control to output voltage transfer function T mp for a buck-boost. 43
55 T k (db) f (Hz) Figure 3.7: Magnitude Bode plot of the input control to output voltage transfer function T k before the compensator is added for a buck-boost φ Tk ( ) f (Hz) Figure 3.8: Phase Bode plot of the input control to output voltage transfer function T k before the compensator is added for a buck-boost. 44
56 R bd C 2 R 3 C 3 C 1 R 2 h 11 v F R 1 vc v R Figure 3.9: The Integral Lead Controller Fig 3.9 shows the integral-lead controller that was chosen. This controller was chosen because the integral part of the controller allows for high gain at low frequencies but introduces a 90 phase shift at all frequencies. This causes stability issues which is negated by the lead part of the controller that compensates for the phase lag and more. Theoretically is should introduce a 180 phase lead but practically produces a shift of between 150 and 160. The impedances of the amplifier are = Z i = h 11 R 1 (R 3 1 sc 3 ) R 1 R 3 1 sc 3 ) ) h 11 (R 1 R 3 sc 1 3 R 1 (R 3 sc 1 3 R 1 R 3 1 sc 3 = sc 3h 11 R 1 sc 3 h 11 R 3 h 11 R 1 R 3 sc 3 R 1 sc 3 R 1 sc 3 R 3 1 = C 3(h 11 (R 1 R 3 )R 1 R 3 ) C 3 (R 1 R 3 ) s h 11 R 1 C 3 (h 11 (R 1 R 3 )R 1 R 3 ) 1 s C 3 (R 1 R 3 ) 45
57 ( = h 11 R ) 1R 3 s h 11 R 1 C 3 (h 11 (R 1 R 3 )R 1 R 3 ) (R 1 R 3 ) 1 s C 3 (R 1 R 3 ) (3.12) Z f = ( ) 1 sc 2 R 2 sc 1 1 R 2 1 sc 1 1 sc 2 = 1 sc 2 R 2 1 C 1 C 2 s 2 R 2 1 sc 1 1 sc 2 = 1 C 2 ( ) s R 1 2 C ( 2 ) (3.13) s s C 1C 2 R 2 C 1 C 2 and h 11 = R AR B R A R B. Assume infinite open-loop dc gain and open-loop bandwidth of the operational amplifier. Therefore, from equations 3.12 and 3.13, the voltage transfer function of the amplifier is = A v (s) v 1 c(s) v f (s) = Z f C = 2 Z i h 11 R 1R 2 R 1 R 2 R 1 R 3 C 2 (h 11 (R 1 R 3 )R 1 R 3 ) ( ) s R 1 2 C ( 2 s s C 1 C ) 2 R 2 C 1 C 2 h s 11 R 1 C 3 (h 11 (R 1 R 3 )R 1 R 3 ) s 1 C 3 (R 1 R 3 ) ( )( ) s R C 2 s C 3 (R 1 R 3 ) ( s s C 1C 2 h R 2 C 1 C 2 )(s 11 R 1 C 3 (h 11 (R 1 R 3 )R 1 R 3 ) ) (3.14) Because v r = 0, v e = v r v f = v f, the voltage transfer function of the integral lead controller is T c v c v e = v c(s) v f (s) = B (sω zc1)(sω zc2 ) s(sω pc1 )(sω pc2 ) (3.15) where B = R 1 R 3 C 2 (h 11 (R 1 R 3 )R 1 R 3 ) 46
58 ( ω zc1 = s 1 ) R 2 C 2 ( ) 1 ω zc2 = s C 3 (R 1 R 3 ) ω pc1 = ( s C ) 1 C 2 R 2 C 1 C 2 ( ) h 11 R 1 ω pc2 = s C 3 (h 11 (R 1 R 3 )R 1 R 3 ) Assume that ω zc1 = ω zc2 = ω zc and ω pc1 = ω pc2 = ω pc. Therefore K = ω pc1 ω zc1 = ω pc2 ω zc2 = ω pc ω zc = C 1 C 2 R 2 C 1 C 2 1 R 2 C 1 = h 11 R 1 C 3 (h 11 (R 1 R 3 )R 1 R 3 ) 1 C 3 (R 1 R 3 ) = (h 11 R 1 )(R 1 R 3 ) h 11 (R 1 R 3 )R 1 R 3 = 1 C 2 C 1 (3.16) This leads to the voltage transfer function of the controller to be T c v c = B (sω zc) 2 v e s(sω pc ) 2 = B (sω zc) 2 s(sω pc ) 2 = B(1 ω s zc ) 2 K 2 s(1 ω s pc ) 2. For s = jω, the magnitude and phase shift of T c is T c ( jω) = B(1 ω ω zc ) 2 K 2 s(1 ω ω pc ) 2 = B ω m K = 1 ω m C 2 (R 1 h 11 ) 47
59 and φ Tc = π 2 2tan 1 ω ω zc ω ω pc 1 ω2 ω zc ω pc Design of Integral Lead Controller For stability reasons a gain margin GM 9dB, a phase margin PM 60, and the cutoff frequency f c = 2kHz is chosen. The values of the buck-boost are V I = 48 V, D = 0.407,V F = 0.7 V, r DS = 0.4 Ω, R F = 0.02Ω, L = 334 mh, C = 68 µf, r C = Ω, and R L = 14 Ω. The maximum value of phase in T c occurs ω c = ω m = Kω zc = ω pc K = K R 2 C 1 = h 11 R 1 KC3 (h 11 (R 1 R 3 )R 1 R 3 ) Therefore the maximum phase shift possible can be described by φ m = φt c ( f m ) π ( ) K 1 2 = 2tan 1 2 K Solving for K leads to ( ) 1sin φm2 K = ) = tan 1 sin( 2( φm φm2 4 π ) 4 Therefore, φ m = π 4tan 1 ( K) Assuming V T m = 5V, the reference voltage is V R = D nom V T m =.407(5) = 2.035V 48
60 The feedback network transfer function βis β = V F = V R = V o V o R A = 2 R A R B 28 = Assuming R B = 910Ω, R A is ( ) ( ) 1 1 R A = R B β 1 = = 11.83kΩ = 12kΩ If R B = 910Ω, R A = 12kΩ then h 11 = R AR B R A R B = 846Ω. h 22 can be neglected because R A R B is so much larger then R L. Utilizing the cutoff frequency f c the phase φ Tk and φ m are and ( ) ( ) φ Tk = 180tan 1 fc tan 1 fc tan 1 f zn f zp φ m = PM φ Tk 90 = ζ f c f o 1 ( fc fo ) 2 = This leads to ( K = tan 2 φm 4 π ) = Knowing K, f zc and f zp are calculated f zc = f c K = Hz 49
61 and f zp = f c K = kHz The magnitude of T k and T c are used to calculate B T k = T ko ) 2 ( ) 2 1( fc f zn 1 fc f zp [ ( ) ] 2 2 ( ) 2 1 fc fo 2ζ fc f o = Therefore T c = 1 T k = = B = ω c K T c = x10 6 rad/s Values of compensator are calculated. Assume R 1 = 100kΩ and using the equations above C 2 = T k( f c ) =.1535nF.15nF. ω c (R 1 h 11 ) R 3 = R 1[R 1 h 11 (K 1)] (K 1)(R 1 h 11 ) = 475Ω 470Ω C 1 = C 2 (K 1) = nF 12nF R 2 = K ω c C 1 = 57.97kΩ 56kΩ C 3 = R 1 h 11 = 6.95nF 6.8nF Kωc [R 1 R 3 h 11 (R 1 R 3 )] 50
62 The pole and zero frequencies of the control circuit with standard resistor and capacitor values are f zc1 = 1 2πR 2 C 1 = Hz f zc2 = 1 2πC 3 (R 1 R 3 ) = Hz ( ) C1 f pc1 = f zc1 1 = kHz C 2 and f pc2 = R 1 h 11 2πC 3 [R 1 R 3 h 11 (R 1 R 3 )] = kHz. Figs: 3.10 and 3.11 show the Bode plots of T c Loop Gain of System Loop gain of the system is T(s) v f v e vi =i o =0 = βt c T m T p = T c T k βbv o r C T(s) = V T m (1 D)(R L r C ) ( (sωzc ) 2 ) (sω zn )(s ω zp ) s(sω pc ) 22 2ζ ω o sωo 2) ( (sωzc ) 2 ) (sω zn )(s ω zp ) T(s) = T x s(sω pc ) 22 2ζ ω o sωo 2) (3.17) where βbv o r C T x = V T m (1 D)(R L r C ) (3.18) 51
63 T c (db V) f (Hz) Figure 3.10: Magnitude Bode plot of the controller transfer function T c for a buck-boost φ Tc ( ) f (Hz) Figure 3.11: Phase Bode plot of the controller transfer function T c for a buck-boost. 52
64 Figs: 3.12 and 3.13 show the Bode plots of T. The controller expands the bandwidth by moving the gain cross-over frequency by one kilohertz Closed Loop Control to Output Voltage Transfer Function The control to output voltage closed-loop transfer function of the buck-boost is T cl v o v r io =v i =0 = T ct m T p 1βT c T m T p = 1 β T 1T = 1 β T 1T T cl = 1 β βbv o r C [ (sωzc ) 2 ] (sω zn )(s ω zp ) V T m (1 D)(R L r C ) s(sω pc ) 2 (s 2 2ζ ω o sωo 2) T cl = T x β ( (sω zc ) 2 (sω zn )(s ω zp ) s(sω pc ) 2 (s 2 2ζ ω o sω 2 o) ) (3.19) Figs: 3.14 and 3.15 show the Bode plots of T cl. Figs: 3.16 and 3.17 show the discrete point Bode plots of T cl Closed Loop Input to Output Voltage Transfer Function The input to output voltage closed-loop transfer function of the buck-boost is M vcl = 1 M vcl v o v t vr =i o =0 = M v 1T (1 D)DR L r C sω zn L(R L r C ) s 2 2ζω o sωo 2 βbv o r C V T m (1 D)(R L r C ) ( ) (sωzc ) 2 (sω zn )(s ω zp ) s(sω pc ) 2 (s 2 2ζω o sωo 2) sω M zn ( vx (s = 2 2ζω o sωo) 2 s(sωpc ) 2 (s 2 2ζ ω o sωo 2)) s(sω pc ) 2 (s 2 2ζ ω o sωo 2)T x(sω zc ) 2 (sω zn )(s ω zp ) 53
65 T (db) f (Hz) Figure 3.12: Magnitude Bode plot of the loop gain transfer function T for a buck-boost φ T ( ) f (Hz) Figure 3.13: Phase Bode plot of the loop gain transfer function T for a buck-boost. 54
66 T cl (db V) f (Hz) Figure 3.14: Magnitude Bode plot of the input control to output transfer function T cl for a buck-boost φ Tcl ( ) f (Hz) Figure 3.15: Phase Bode plot of the input control to output transfer function T cl for a buckboost. 55
Feedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationSection 5 Dynamics and Control of DC-DC Converters
Section 5 Dynamics and ontrol of D-D onverters 5.2. Recap on State-Space Theory x Ax Bu () (2) yxdu u v d ; y v x2 sx () s Ax() s Bu() s ignoring x (0) (3) ( si A) X( s) Bu( s) (4) X s si A BU s () ( )
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationFigure Circuit for Question 1. Figure Circuit for Question 2
Exercises 10.7 Exercises Multiple Choice 1. For the circuit of Figure 10.44 the time constant is A. 0.5 ms 71.43 µs 2, 000 s D. 0.2 ms 4 Ω 2 Ω 12 Ω 1 mh 12u 0 () t V Figure 10.44. Circuit for Question
More informationConverter System Modeling via MATLAB/Simulink
Converter System Modeling via MATLAB/Simulink A powerful environment for system modeling and simulation MATLAB: programming and scripting environment Simulink: block diagram modeling environment that runs
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationEstimation of Circuit Component Values in Buck Converter using Efficiency Curve
ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationChapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode
Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode Introduction 11.1. DCM Averaged Switch Model 11.2. Small-Signal AC Modeling of the DCM Switch Network 11.3. High-Frequency
More informationHomework 7 - Solutions
Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the
More informationSolved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.
Solved Problems Electric Circuits & Components 1-1 Write the KVL equation for the circuit shown. 1-2 Write the KCL equation for the principal node shown. 1-2A In the DC circuit given in Fig. 1, find (i)
More informationGATE : , Copyright reserved. Web:www.thegateacademy.com
GATE-2016 Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 2016 Electrical Engineering
More informationLECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)
1 ECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d) I. Quasi-Static Approximation A. inear Models/ Small Signals/ Quasistatic I V C dt Amp-Sec/Farad V I dt Volt-Sec/Henry 1. Switched
More informationECE3050 Assignment 7
ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude
More informationEEE 184 Project: Option 1
EEE 184 Project: Option 1 Date: November 16th 2012 Due: December 3rd 2012 Work Alone, show your work, and comment your results. Comments, clarity, and organization are important. Same wrong result or same
More informationThe Pennsylvania State University. The Graduate School. Department of Electrical Engineering ANALYSIS OF DC-TO-DC CONVERTERS
The Pennsylvania State University The Graduate School Department of Electrical Engineering ANALYSIS OF DC-TO-DC CONVERTERS AS DISCRETE-TIME PIECEWISE AFFINE SYSTEMS A Thesis in Electrical Engineering by
More informationECE1750, Spring Week 11 Power Electronics
ECE1750, Spring 2017 Week 11 Power Electronics Control 1 Power Electronic Circuits Control In most power electronic applications we need to control some variable, such as the put voltage of a dc-dc converter,
More informationEE C128 / ME C134 Fall 2014 HW 8 - Solutions. HW 8 - Solutions
EE C28 / ME C34 Fall 24 HW 8 - Solutions HW 8 - Solutions. Transient Response Design via Gain Adjustment For a transfer function G(s) = in negative feedback, find the gain to yield a 5% s(s+2)(s+85) overshoot
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject
More informationE40M Review - Part 1
E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,
More informationECE 201 Fall 2009 Final Exam
ECE 01 Fall 009 Final Exam December 16, 009 Division 0101: Tan (11:30am) Division 001: Clark (7:30 am) Division 0301: Elliott (1:30 pm) Instructions 1. DO NOT START UNTIL TOLD TO DO SO.. Write your Name,
More informationET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012
ET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012 1. In the single-phase rectifier shown below in Fig 1a., s = 1mH and I d = 10A. The input voltage v s has the pulse waveform shown
More informationENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani
ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Part II" Converter Dynamics and Control! 7.!AC equivalent circuit modeling! 8.!Converter transfer
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such
More informationRegulated DC-DC Converter
Regulated DC-DC Converter Zabir Ahmed Lecturer, BUET Jewel Mohajan Lecturer, BUET M A Awal Graduate Research Assistant NSF FREEDM Systems Center NC State University Former Lecturer, BUET 1 Problem Statement
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationChapter 7 DC-DC Switch-Mode Converters
Chapter 7 DC-DC Switch-Mode Converters dc-dc converters for switch-mode dc power supplies and dc-motor drives 7-1 Block Diagram of DC-DC Converters Functional block diagram 7-2 Stepping Down a DC Voltage
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 21: Stability Margins and Closing the Loop Overview In this Lecture, you will learn: Closing the Loop Effect on Bode Plot Effect
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationTo find the step response of an RC circuit
To find the step response of an RC circuit v( t) v( ) [ v( t) v( )] e tt The time constant = RC The final capacitor voltage v() The initial capacitor voltage v(t ) To find the step response of an RL circuit
More informationThe output voltage is given by,
71 The output voltage is given by, = (3.1) The inductor and capacitor values of the Boost converter are derived by having the same assumption as that of the Buck converter. Now the critical value of the
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationR-L-C Circuits and Resonant Circuits
P517/617 Lec4, P1 R-L-C Circuits and Resonant Circuits Consider the following RLC series circuit What's R? Simplest way to solve for is to use voltage divider equation in complex notation. X L X C in 0
More informationEXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA
EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA DISCUSSION The capacitor is a element which stores electric energy by charging the charge on it. Bear in mind that the charge on a capacitor
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Sampled-data response: i L /i c Sampled-data transfer function : î L (s) î c (s) = (1 ) 1 e st
More informationECE Circuit Theory. Final Examination. December 5, 2008
ECE 212 H1F Pg 1 of 12 ECE 212 - Circuit Theory Final Examination December 5, 2008 1. Policy: closed book, calculators allowed. Show all work. 2. Work in the provided space. 3. The exam has 3 problems
More informationBasic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011
Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationLecture 4: R-L-C Circuits and Resonant Circuits
Lecture 4: R-L-C Circuits and Resonant Circuits RLC series circuit: What's V R? Simplest way to solve for V is to use voltage divider equation in complex notation: V X L X C V R = in R R + X C + X L L
More informationEE221 Circuits II. Chapter 14 Frequency Response
EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active
More informationSinusoidal Steady-State Analysis
Chapter 4 Sinusoidal Steady-State Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationElectronics. Basics & Applications. group talk Daniel Biesinger
Electronics Basics & Applications group talk 23.7.2010 by Daniel Biesinger 1 2 Contents Contents Basics Simple applications Equivalent circuit Impedance & Reactance More advanced applications - RC circuits
More informationECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance
ECE2262 Electric Circuits Chapter 6: Capacitance and Inductance Capacitors Inductors Capacitor and Inductor Combinations Op-Amp Integrator and Op-Amp Differentiator 1 CAPACITANCE AND INDUCTANCE Introduces
More informationCompensator Design to Improve Transient Performance Using Root Locus
1 Compensator Design to Improve Transient Performance Using Root Locus Prof. Guy Beale Electrical and Computer Engineering Department George Mason University Fairfax, Virginia Correspondence concerning
More informationEEL 5245 POWER ELECTRONICS I Lecture #14: Chapter 4 Non-Isolated DC-DC Converters PWM Converters DCM Analysis (DCM)
EE 545 POWER EECTRONICS I ecture #4: Chapter 4 Non-Isolated DC-DC Converters PWM Converters DCM Analysis (DCM) Objectives Overview of Discontinuous Conduction Mode Buck Converter Analysis (DCM) Simulation
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More information6.302 Feedback Systems
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Fall Term 2005 Issued : November 18, 2005 Lab 2 Series Compensation in Practice Due
More informationBasic RL and RC Circuits R-L TRANSIENTS: STORAGE CYCLE. Engineering Collage Electrical Engineering Dep. Dr. Ibrahim Aljubouri
st Class Basic RL and RC Circuits The RL circuit with D.C (steady state) The inductor is short time at Calculate the inductor current for circuits shown below. I L E R A I L E R R 3 R R 3 I L I L R 3 R
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 8.1.7. The low-q approximation Given a second-order denominator polynomial, of the form G(s)= 1
More informationIntroduction to AC Circuits (Capacitors and Inductors)
Introduction to AC Circuits (Capacitors and Inductors) Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/
More informationProject Components. MC34063 or equivalent. Bread Board. Energy Systems Research Laboratory, FIU
Project Components MC34063 or equivalent Bread Board PSpice Software OrCAD designer Lite version http://www.cadence.com/products/orcad/pages/downloads.aspx#pspice More Details on the Introduction CONVERTER
More informationFirst and Second Order Circuits. Claudio Talarico, Gonzaga University Spring 2015
First and Second Order Circuits Claudio Talarico, Gonzaga University Spring 2015 Capacitors and Inductors intuition: bucket of charge q = Cv i = C dv dt Resist change of voltage DC open circuit Store voltage
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 2.4 Cuk converter example L 1 C 1 L 2 Cuk converter, with ideal switch i 1 i v 1 2 1 2 C 2 v 2 Cuk
More information6.3. Transformer isolation
6.3. Transformer isolation Objectives: Isolation of input and output ground connections, to meet safety requirements eduction of transformer size by incorporating high frequency isolation transformer inside
More informationECEN 325 Electronics
ECEN 325 Electronics Introduction Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ohm s Law i R i R v 1 v v 2 v v 1 v 2 v = v 1 v 2 v = v 1 v 2 v = ir
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B26 bmcnair@stevens.edu 21-216-5549 Lecture 22 578 Second order LCR resonator-poles V o I 1 1 = = Y 1 1 + sc + sl R s = C 2 s 1 s + + CR LC s = C 2 sω 2 s + + ω
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationModeling Buck Converter by Using Fourier Analysis
PIERS ONLINE, VOL. 6, NO. 8, 2010 705 Modeling Buck Converter by Using Fourier Analysis Mao Zhang 1, Weiping Zhang 2, and Zheng Zhang 2 1 School of Computing, Engineering and Physical Sciences, University
More informationNote 11: Alternating Current (AC) Circuits
Note 11: Alternating Current (AC) Circuits V R No phase difference between the voltage difference and the current and max For alternating voltage Vmax sin t, the resistor current is ir sin t. the instantaneous
More informationEE221 Circuits II. Chapter 14 Frequency Response
EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.
More informationMAS107 Control Theory Exam Solutions 2008
MAS07 CONTROL THEORY. HOVLAND: EXAM SOLUTION 2008 MAS07 Control Theory Exam Solutions 2008 Geir Hovland, Mechatronics Group, Grimstad, Norway June 30, 2008 C. Repeat question B, but plot the phase curve
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationVer 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)
Ver 3537 E. Analysis of Circuits () Key: [A]= easy... [E]=hard E. Circuit Analysis Problem Sheet (Lectures & ). [A] One of the following circuits is a series circuit and the other is a parallel circuit.
More informationGATE 2008 Electrical Engineering
GATE 2008 Electrical Engineering Q.1 Q. 20 carry one mark each. 1. The number of chords in the graph of the given circuit will be + _ (A) 3 (B) 4 (C) 5 (D) 6 2. The Thevenin'a equivalent of a circuit operating
More informationSource-Free RC Circuit
First Order Circuits Source-Free RC Circuit Initial charge on capacitor q = Cv(0) so that voltage at time 0 is v(0). What is v(t)? Prof Carruthers (ECE @ BU) EK307 Notes Summer 2018 150 / 264 First Order
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University
ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative
More informationChapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency
Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency 3.1. The dc transformer model 3.2. Inclusion of inductor copper loss 3.3. Construction of equivalent circuit model 3.4. How to
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationSinusoidal Response of RLC Circuits
Sinusoidal Response of RLC Circuits Series RL circuit Series RC circuit Series RLC circuit Parallel RL circuit Parallel RC circuit R-L Series Circuit R-L Series Circuit R-L Series Circuit Instantaneous
More informationR10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1
Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry
More informationGeneralized Analysis for ZCS
Generalized Analysis for ZCS The QRC cells (ZCS and ZS) analysis, including the switching waveforms, can be generalized, and then applies to each converter. nstead of analyzing each QRC cell (L-type ZCS,
More informationDesign Engineering MEng EXAMINATIONS 2016
IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationLecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation
Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a
More informationPower Electronics
Prof. Dr. Ing. Joachim Böcker Power Electronics 3.09.06 Last Name: Student Number: First Name: Study Program: Professional Examination Performance Proof Task: (Credits) (0) (0) 3 (0) 4 (0) Total (80) Mark
More informationELECTROMAGNETIC OSCILLATIONS AND ALTERNATING CURRENT
Chapter 31: ELECTROMAGNETIC OSCILLATIONS AND ALTERNATING CURRENT 1 A charged capacitor and an inductor are connected in series At time t = 0 the current is zero, but the capacitor is charged If T is the
More informationExercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )
Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More informationDEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:
UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 24: Compensation in the Frequency Domain Overview In this Lecture, you will learn: Lead Compensators Performance Specs Altering
More informationIntroduction to Feedback Control
Introduction to Feedback Control Control System Design Why Control? Open-Loop vs Closed-Loop (Feedback) Why Use Feedback Control? Closed-Loop Control System Structure Elements of a Feedback Control System
More informationAnalog Circuits and Systems
Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 4: Dynamic Behavior of Feedback Systems Current Follower using MOSFET G Common-gate amplifier = g andg = 0 m g g Loop gain = =? g ds G G m and
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationREACTANCE. By: Enzo Paterno Date: 03/2013
REACTANCE REACTANCE By: Enzo Paterno Date: 03/2013 5/2007 Enzo Paterno 1 RESISTANCE - R i R (t R A resistor for all practical purposes is unaffected by the frequency of the applied sinusoidal voltage or
More informationChapter 10: Sinusoids and Phasors
Chapter 10: Sinusoids and Phasors 1. Motivation 2. Sinusoid Features 3. Phasors 4. Phasor Relationships for Circuit Elements 5. Impedance and Admittance 6. Kirchhoff s Laws in the Frequency Domain 7. Impedance
More informationExercises for lectures 13 Design using frequency methods
Exercises for lectures 13 Design using frequency methods Michael Šebek Automatic control 2016 31-3-17 Setting of the closed loop bandwidth At the transition frequency in the open loop is (from definition)
More information34 Control Methods for Switching Power Converters
4 Control Methods for Switching Power Converters J. Fernando Silva, Ph.D. and Sónia Ferreira Pinto, Ph.D. Instituto Superior Técnico, DEEC, CAUTL, Laboratório Máquinas Eléctricas e Electrónica de Potência,
More informationThe general form for the transform function of a second order filter is that of a biquadratic (or biquad to the cool kids).
nd-order filters The general form for the transform function of a second order filter is that of a biquadratic (or biquad to the cool kids). T (s) A p s a s a 0 s b s b 0 As before, the poles of the transfer
More informationCross Regulation Mechanisms in Multiple-Output Forward and Flyback Converters
Cross Regulation Mechanisms in Multiple-Output Forward and Flyback Converters Bob Erickson and Dragan Maksimovic Colorado Power Electronics Center (CoPEC) University of Colorado, Boulder 80309-0425 http://ece-www.colorado.edu/~pwrelect
More informationI R TECHNICAL RESEARCH REPORT. Discrete-Time Integral Control of PWM DC-DC Converters. by C.-C. Fang, E.H. Abed T.R
TECHNICAL RESEARCH REPORT Discrete-Time Integral Control of PWM DC-DC Converters by C.-C. Fang, E.H. Abed T.R. 98-52 I R INSTITUTE FOR SYSTEMS RESEARCH ISR develops, applies and teaches advanced methodologies
More information