# Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Save this PDF as:

Size: px
Start display at page:

Download "Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation"

## Transcription

1 Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a step b. Q < 1/2 Exponential decay to a step c. Q = 1/2 Goldilocks solution critically damped B. Feedback Review 1. (Z ) = Z o (open loop) out closed loop 1+ T G vg (open loop) 2. (G vg ) closed loop = 1+ T, Z out varies with f, G vg (f) 3. Closed Loop Response Time t = 1/ 2π f c (T(s) cross over) f C is at T(s) unity gain 4. Limitations on Transient Overshoot a. V pk /I pk are f(q) and Cause Damage b. Approximating Q for the two nearby poles T(s) Unity Gain Cross-over case c. φ m Tailoring via G c (s) C. Compensation Networks To Tailor T(s) 1. Overview of G c (Alterations Tailoring) 2. Lead Compensator in G c (s) PD Compensator

2 Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation A. Transient Waveforms in Time Domain 1. Standard Quadratic System Response step drive 2 = 1/s Vin(s) T(s) Vo(s) Open loop response 1 T(s) = s 1 + w Q + ( s w ) 2 o o We find f 0 (L-C resonance frequency) and f C ( unity gain of T(s) crossover frequency) of T(s) are sometimes related. Erickson shows that for a SPECIAL case of quadratic open loop gain T(s)= 1/ s/ω 0 (1 +s/ ω 2 ) we find that the two poles of T(s) are f 0 and f o f o f 2 and the crossover frequency of T(s) is related as =. f c f 2 For this case Q=(f 0 /f 2 ) 1/2. In the low Q case there is no Q peaking but in the high Q case there is and Q=f 0 / f C. Next we generalize. a. Q > 1/2 Oscillatory Decay to Unit Step Input For a general second order system as described above the unit step response (or transient response) of the closed loop second order system T/ (1+T) is such that both poles lie close to f 0 : w t/2q 2 4Q -1 c \$v(t) = 1 + c t Q e sin ω tan ( 4Q -1) 2 4Q -1 2Q v(t) is oscillatory in time for Q>1/2 and for Q<1/2 is exponential. For Q>1/2 the peak value is 1+ exp( +/- p/ (1-4Q 2 ) 1/2 The peak V may cause problems for solid-state devices in circuits with

3 T(s). That is even brief peak values can destroy devices. b. Q < 1/2 Step Output of T/ (1+T) is exponential The poles of T/ (1+T) are well separated in frequency as compared to to the case for Q>1/2. Roughly speaking we find: ω 1 = Qω c =2 π f C, ω 2 = ω c /Q =2π f 2 w2 \$v(t) = 1 - w - w e -w t w1 - w - w e 1 -w2t ( ) c 2 w,w = w 2Q Q 1 2 The plots of the T/ (1+T) response to a step input are summarized below for your perusal. Note the oscillatory and damped conditions vary with the resulting Q of the original T(s). 3 c. For Q =1/2 the two pole locations of T/ (1+T) are roughly f 1 and f 2 = 4 f 1 : Critically Damped Case The critically damped case separates the two sets of transient solutions to T/ (1+T) of one, oscillatory sine waves and two, decaying exponentials. We term this the critically damped case. In the approximation that,f lower = 10-1/2Q f 0 ( of the L-C resonance =1 / 2 π (LC) 1/2,we find the lower frequency pole location in the critically damped case to be.

4 f lower = f 0 / 10 WHAT about f higher??. Below we consider three cases for Q in the open loop responset(s) and the overview of the different closed loop transient responses. Q< ½ is considered OVERDAMPED and Q>1/2 is considered to be UNDERDAMPED. Q < 1/2 Q = 1/2 Q > 1/2 fo Q =, f 2 4fo critically damped Underdamped f 2 w 1 = Qw 0 at low f causes slow response of the closed loop system 2 - π / 4Q -1 v peak = 1+e NO OVERSHOOT Q=1, V PEAK =1.16 V IN Q=2, V PEAK =1.44 V IN 4 t = t = 1 f o for 3.3V Pentium Q = 2 V max = 4.7V ok? Any Problems for the IC??? 1 2f o for 82% t= 1/ 2 f CROSS-OVER For 82% rise for 98.6% of rise t = 1 for 98.6 % rise Goldilocks solution of fastest response without overshoot, Dt = 1/ f C We term f C as the unity gain cross-over frequency of T(s). It is easily measured or calculated from the model. It also turns out to be the cross-over frequency, f C, for both T/ (1+T) and 1/ (1+T). Hence f C sets response time. f c

5 We next consider the issues involved with open-loop T(s) in a general feedback loop and how we wish to tailor T(s) versus frequency to attain a variety of goals for the closed-loop system with feedback. In general we wish the highest f C possible so that we have a quickly responding system to any transient disturbances. The practical limit to f C is roughly 1/5 of thew switch frequency of the converter, f SW. If we have f C above this we may inadvertently amplify the switch ripple and cause instability. B. Effects of Feedback on Converters: A Review We place feedback around a converter with open-loop gain,t(s), in order to achieve a better converter. In particular we improve the output impedance by 1/(1+T), we improve G VG by 1/ (1+T). We can also improve the closed loop response, T/(1+T), by increasing the unity gain cross-over frequency of an already existing T(s). We do this by placing compensation networks in series within the loop gain. Hence the transient response in closed loop is made faster by compensation. We must be careful to tailor the Q of the new T(s) so that we do not cause too much overshoot or ringing during the transient response. Peak values can kill solid state devices rapidly. We also must also not cause closed loop stability problems by having too low a phase margin in new T(s) plots. This is an exercise in tradeoffs. Key to success of compensation networks is careful analysis of the old and new T(s) Bode plots as shown below. Compensation tailors the open loop response, T(s) to achieve the best set of closed-loop goals. Large values of T at the mains( Hz and harmonics) frequencies will reduce G VG (output to line voltage variations) as well as reduce the output impedance by a factor 1/ (1+T). That is the reduction occurs only when T is large. However, large T at low frequency might mean too high values of f C causing inadvertent amplification of the switch frequency of too low a phase margin resulting in oscillation. We will see that as designed phase margins of 76 degrees are safe but we often push phase margin as low as 30 degrees due to temperature and aging effects. Even at thirty 5

6 degrees the converter may break into periods of oscillation when large transients are experienced. The feedback converter is shown below with the associated variables and transfer functions. il 6 vg Gvg Zout vref ve vc vo Gc(s) 1/Vm d Gvd(s) B ref g vd o V out = V \$ T + V \$ G (s) \$ z - i L β 1+ T 1+ T 1+ T Gc Where the open loop gain T = β V G vd in the control to output m loop has contributions from the feedback ratio( β) the compensation network (G C ) and the control to output transfer function of the converter topology chosed(g VD ). Note that G C is a separate block containing the compensation network that will tailor T(s) from what it is without compensation to what it will become with compensation in order to achieve closed-loop capabilities. It often employs an op-amp circuit. 1. Effect of i (load) over a frequency range: f min <f<f MAX Vout out = - Z (open loop) iload 1+ T if z out (open loop) cannot be made small enough in a frequency range we want for our design then what?? Z OUT specification. we seek over a given frequency range

7 Note now that by clever use of compensation networks, G C we Can tailor the amplitude of T in specific frequency regions. f min f f MAX increase 1+T by compensation of T(s) over f min f f MAX Usually we easily achieve low Z OUT at f< f C, but not at f>f C. WHY? 2. Effect of DV g (input voltage) on the Converter Output Usually V g is a very crude rectified ac, with lots of variations especially at 120, 180 Hz etc. Below we consider Europe or Japan where the mains power is at 50 Hz and the harmonic ripple is at 100 Hz. The effect of the ripple is reduced by feedback. V V out g vg = G 1+ T Usually the Spec of G vg(100) 1+ T(100) is given as x 100 Hz by the customer. If G vg is considered Hz we need to tailor the open loop response T(100) to meet specification on G VG / (1+T). For 10 % variation at the output due to V G effects we need 1/(1+T) to be at least -20 db. For 1% variation at the output due to V G effects we need 1/(1+T) to be - 40 db. Again to do this we need high T at the mains frequency, and all harmonics of the mains. An op-amp is ideal to achieve this high low frequency gain. That is the gain of an op-amp at low frequency is > Desired Closed Loop Response Time to a Large Disturbance We term f C as the unity gain cross-over frequency of T(s),1/ (1+T(s)) as well as T/ (1+T) as shown on the top of page 8. To verify this, just consider the two cases of T>>1 and T<<. Hence, if we modify the open-loop gain and change f C we will also change the closed-loop f C as well. This means we can use compensation to increase f C to higher values to improve transient response. The practical limit to higher f C is 1/5 the switch frequency. 7

8 8 0 db T/(1+T) T fc Both T and T/(1+T) have the same fc In general the transient response of the closed loop system will depend on the open loop T(s) cross-over frequency f C according to the relationship. 1 t (response) = 2π fc Our spec Our design for t choice for f c for Dt fl «f c is the trend However, fast closed-loop response brings it s own problems like overshoot and ringing to the dynamic waveforms as described below in section 4. This is avoided by proper care of the phase margin at the unity gain cross-over of the open-loop T(s). Finally we repeat that f C cannot exceed 1/5 of f SW as an upper limit. 4. Allowable Overshoot Due to Solid State Limitations In both the time and frequency domains we saw closed loop response overshoot occurs and was related to Q of the open loop, T(s). T/ (1+T) in particular was prone to Q peaking. time Q=1 44% overshoot f 0 db frequency T T/(1+T) Q = fo/fc = fo/fc

9 9 We can not always predict T/1+T behavior from T behavior alone. But for the special cases where T has a 0 db or unity gain crossover via two isolated poles, we can relate the phase margin, φ m, of T(s) to the closed loop Q peaking of,t/1+t. This is summarized below. Given a desired phase margin in the phase angle of T(s) = β G c /V m G vd, what do we do to achieve it, especially if the original uncompensated T(s) is considered inadequate? Often the compensator box, G C, is the only system box in the entire T(s) loop easy to diddle, with the goal of modifying T(s) to the desired shape versus frequency. In short to tailor a desired phase margin, φ m, Use phase compensators in the G c (s) box. Sometimes we apply compensation to make an unstable system stable. More often we apply G C to make a better T(s) from an old T(s) that is stable but not optimum. We tailor the shape of the old T(s) by the G C network alone.. In our studies we will limit G C (s) to four cases given below to balance load regulation versus transient response in closed loop.

10 10 The use of an op-amp in the compensation network insures a pole at DC in the G C frequency response which is very useful for achieving low values of G VG (load regulation) at mains frequencies via the 1/ (1+T) factor. More on compensation networks and the use of Op-amps later. In summary, use of feedback in PWM converters has some clear goals, several of which are in competition with each other and tradeoffs need to be made in T(s) shapes. We will be able to tailor different portions of the original T(s) with G C (s) to achieve most goals simultaneously. To know T(s) we need to measure or calculate it by breaking the loop. Once we have open loopt(s) we can carefully inspect it to see how to improve it by the addition of compensation. For example on page 11 we plot two T(s) plots and show in general why we would employ compensation to improve the old T(s) to create a new T(s) with improved properties. The first T(s) is one that has three poles and too a small phase margin at unity gain. It needs phase compensation to be stable under closed loop operation. The second has a single pole and will always be stable under closed loop conditions. Unfortunately its cross-over frequency is too low resulting in a sluggish transient response. It may not be able to correct fast transient disturbances. We can change that.

11 11 The T(s) below is not acceptable because it s phase margin is not adequate, possibly negative, insuring positive not negative feedback. How would you fix it? The next T(s) while stable would benefit from an increase in it s f C. How would you achieve this? The single pole in the above T(s) arises from the load in parallel with the filter capacitor. Since f P 1/ R LOAD we also see that the G VD pole location depends on the loading. That is T(s) will shift with the load. Finally in the above plot we see the appearance of a zero in T(s) from the ESR of the output capacitor. These details

12 are crucial to proper compensation design, and do not always appear clearly to the new engineer. In summary we see that compensation is not limited to unstable T(s) and its use is more likely to arise to improve closed loop response. Looking ahead to section C there will be two broad classes of compensation networks, G C. One, lead compensators or proportional differential (PD) compensators and two,lag or proportional integral (PI) compensators. Each will tailor a different portion of the original T(s) to create a new and better T(s). However, there will be undesired effects from one type of compensation on the T(s) shape in a different frequency region that we will have to carefully monitor and design around. In addition we need to realize that the converter transfer function poles and zero locations may also depend on loading conditions and the existence of parasitic elements. We will see examples of both in this lecture. Four separate G C networks with op-amps are shown below. a)-single pole G C, b)one pole with gain limiting G c )pole-zero 12

13 compensation,d)2-pole and 2 zero G C compensation. The one pole G C Bode plots are given below. Note the constant phase. 13 What about the double zero/ double pole G C network with opamp? We will find use for these G C networks in improving T(s) response to achieve better closed loop response in Lecture 51.

14 C. Compensation Networks G c and its use for Alterations/Tailoring of Open-Loop T(s) to Achieve Closed-Loop System Goals G In a loop gain T = β c G Vm vd G c (s), the compensator, is in the low power portion of the loop where it is easier to manipulate and diddle with. We are diddling G C for several reasons. One, to T(s) improve φ m of T(s) so that either 1+ T(s) or so that 1 has 1+ T(s) the desired DYNAMIC or TRANSIENT characteristics. Two, so that 1/ (1+T) has the desired characteristics in some specified lowfrequency range, usually around the AC mains low frequency region, so as to achieve low sensitivity to input voltage changes. Illustrative Goal G c (s) Solution i) φ f x or to 1. Add a zero to G c (s) at f y < f x so increase f c of T(s) φ m (f x ) is larger and so is f c This is termed a PD compensator network. ii). Increase low f 2. Add an inverted zero to the loop gain to insure loop f y >f x so that that the Vo Vg f x 1/1+T is smaller at f x is met via 1/1+T This is called PI a compensator network. iii). We can try to do both 1 and 2 to the same T(s) via a combined PID G C network. We must be careful because extra phase margin at one frequency does NOT GUARANTEE the proper phase margin at another frequency, where undesired instability may occur. Tradeoffs are required. iv) We usually employ an operational amplifier with feedback as the lynchpin element of the compensation network. Clearly the op-amp frequency response must be high enough to

15 15 exceed the location of any compensation pole or zero or the G C block, when employing an op-amp, will not work properly. Before we start the detailed discussion of compensation schemes we need to keep four guidelines in mind as we tailor open loop,t(s), for various converters to achieve closed-loop goals. a. T(s) phase should be less than 300 degrees whenever the open-loop gain exceeds o db. φ M =??? b. The closed loop f C should be high, if a fast transient response is desired. However f C should never exceed 1/5 of the switch frequency, f C < f SW / 5. Why is this?? c. T(s) should have as LARGE value as possible in order to make T/(1+T) be dependent only on passive elements in H(s) and no other factors. d. For reliable closed-loop stability it is best for T(s) to cross unity gain at 20 db /decade if possible. In the following three sections we will cover lead (section C2 lecture 50) lag (lecture 51) and lead/lag (lecture 51) 2. Lead Compensator in G c (s)or PD Compensator This G C increases f C of T/(1+T) thereby improving transient response but it also increases φ M,which can improve the closed loop stability, reduce overshoot and improve reliability. Consider a no-brainer T(s) below that under proper conditions crosses unity gain with TOO big a phase margin. If we start with a potentially unstablet(s) as shown T 0 db fo -40 db/dec fc < fsw/10 fsw f original two pole system that oscillates closed loop where f c is chosen << f sw

16 T 76 fc < fsw/10 Worst case two poles cause φ m 0 far from desired φ m > 76 o The above T(s) exhibits a double pole filter response characteristic of, for example, the voltage controlled DCM flyback converter. We can via G c (s) add a term to the open loop response, T(s) to improve things. Specifically a zero placed at or below the DOUBLE POLE of the original T(s), in order to improve φ M. At somewhat higher frequency another pole is placed in order to compensate for the zero at all higher frequencies of T(s). We wish our compensation of T(s) to make its effects felt only where needed. Clearly in general, for phase lead compensation f Z << f P. Full phase contribution from the zero starts at 10 f Z whereas the full pole phase doesn t occur till 10 f P. Hence we insert phase over a limited frequency range. In short, z G s(s) = G (1+ s / w ) co 1+ s / w the zero is located below f c of original p T(s) to increase φ m and f P lies above original f C of T(s). Again we always want f p << f sw as well as below the maximum frequency response of the operational amplifier used in implementing G C. We are seeking positive and increasing φ f = f c so we design G C carefully: (1) Choose w z and w p locations such that maximum phase from G c (s) f c the original cross-over of uncompensated T(s). Intuitively f for φ max f = f z fp But value of φ max is complex Clearly the extremes are f z = f p f = 0, f p >> f z φ 90 o 16

17 17 Graphically we plot the phase contribution fore various f P / f Z ratios using the relationship Sin(φ) = (f P - f Z ) / (f P +f Z ). We find φ MAX =55 degrees for f P / f Z = 10 and 75 for f P / f Z = 60 as shown below. To better employ the φ max chart to insure that we place maximum phase lead at f c = fφ max do the following in the G C design. 1. Choose ratio f p /f z from the desired phase we want to introduce to T(s) to achieve the closed-loop goals. 2. From the desires Max φ we get both f Z and f P locations 1- sinφmax 1+ sinφ f z = max f c f p = fc 1+ sinφmax 1+ sinφmax This sets the two frequencies in the G C network. The uncompensated and compensated T(s) are shown on page 18.

18 18 fz The case above G co was purposely set to so that the lead fp compensator inserted unity gain at f c and thus the crossover frequency of the open loop was unchanged as compared tto that of the open-loop gain even with the addition of the compensator. We need not be so picky. Sometimes we even wish to increase or decrease f C to achieve faster/ slower transient response. Other G co choices are sometimes employed as shown below: G co < 1 G co > 1 less open loop T, less -db 1/1+T more T, more -db for the 1/1+T factor lower f c larger f c Slower transient response Faster transient response In summary lead compensation increases phase margin the original T(s) at f C but it can also introduce increased gain to the new T(s) and also alter the f C of T(s) if we so choose. We must carefully pick G C component values such that G C introduces no new gain at f C to keep the f C and transient response the same. The op-amp circuit to achieve this is shown on page 19. The

19 inherent DC gain of the op-amp usually has a pole at DC or low frequency that provides higher T(s) values near the mains frequencies and it s harmonics. A zero is introduced just below the double pole of the L-C filter in order to provide as much as 90 of phase compensation at f C, in order to keep φ M positive and close to the desired value of 76. That is the phase lag of the opamp decreases, due to compensation, between f Z and f P. The last pole rolls off the T(s) gain at high frequency, BUT it ALSO counteracts the inevitable extra zero arising from the capacitor ESR in the output circuit of any PWM converter. The pole-zero compensation achieved with an op-amp and one set of feedback R-C elements is shown below in the G C (f) plots. For HW #4 can derive the pole and zero locations for G C only in the op-amp circuit below. Show circuit element conditions for f Z < f P to occur. For HW #4 please derive f Z and f P expressions for the G C plots shown: 19 Use your knowledge of op-amps from earlier courses.

### B. T(s) Modification Design Example 1. DC Conditions 2. Open Loop AC Conditions 3. Closed Loop Conditions

Lecture 51 Tailoring Dynamic Response with Compensation A. Compensation Networks 1. Overview of G c (Alterations and Tailoring) a. Crude Single Pole G C Tailoring b. Elegant Double Pole/Double Zero G C

### Chapter 9: Controller design

Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback

### Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes

### Feedback design for the Buck Converter

Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

### Lecture 47 Switch Mode Converter Transfer Functions: Tvd(s) and Tvg(s) A. Guesstimating Roots of Complex Polynomials( this section is optional)

Lecture 47 Switch Mode Converter Transfer Functions: T vd (s) and T vg (s) A. Guesstimating Roots of Complex Polynomials( this section is optional). Quick Insight n=. n th order case. Cuk example 4. Forth

### DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

### Unit 8: Part 2: PD, PID, and Feedback Compensation

Ideal Derivative Compensation (PD) Lead Compensation PID Controller Design Feedback Compensation Physical Realization of Compensation Unit 8: Part 2: PD, PID, and Feedback Compensation Engineering 5821:

### Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

### ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative

### Chapter 8: Converter Transfer Functions

Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.

### 6.302 Feedback Systems

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Fall Term 2005 Issued : November 18, 2005 Lab 2 Series Compensation in Practice Due

### Section 5 Dynamics and Control of DC-DC Converters

Section 5 Dynamics and ontrol of D-D onverters 5.2. Recap on State-Space Theory x Ax Bu () (2) yxdu u v d ; y v x2 sx () s Ax() s Bu() s ignoring x (0) (3) ( si A) X( s) Bu( s) (4) X s si A BU s () ( )

### ENGR 2405 Chapter 8. Second Order Circuits

ENGR 2405 Chapter 8 Second Order Circuits Overview The previous chapter introduced the concept of first order circuits. This chapter will expand on that with second order circuits: those that need a second

### (b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.

### Lecture 17 Date:

Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A

### Laboratory III: Operational Amplifiers

Physics 33, Fall 2008 Lab III - Handout Laboratory III: Operational Amplifiers Introduction Operational amplifiers are one of the most useful building blocks of analog electronics. Ideally, an op amp would

### LECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)

1 ECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d) I. Quasi-Static Approximation A. inear Models/ Small Signals/ Quasistatic I V C dt Amp-Sec/Farad V I dt Volt-Sec/Henry 1. Switched

### ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

### FEEDBACK AND STABILITY

FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

### Automatic Control (TSRT15): Lecture 7

Automatic Control (TSRT15): Lecture 7 Tianshi Chen Division of Automatic Control Dept. of Electrical Engineering Email: tschen@isy.liu.se Phone: 13-282226 Office: B-house extrance 25-27 Outline 2 Feedforward

### Controller Design using Root Locus

Chapter 4 Controller Design using Root Locus 4. PD Control Root locus is a useful tool to design different types of controllers. Below, we will illustrate the design of proportional derivative controllers

### Application Note #3413

Application Note #3413 Manual Tuning Methods Tuning the controller seems to be a difficult task to some users; however, after getting familiar with the theories and tricks behind it, one might find the

### Converter System Modeling via MATLAB/Simulink

Converter System Modeling via MATLAB/Simulink A powerful environment for system modeling and simulation MATLAB: programming and scripting environment Simulink: block diagram modeling environment that runs

### ECE3050 Assignment 7

ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

### Today (10/23/01) Today. Reading Assignment: 6.3. Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10

Today Today (10/23/01) Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10 Reading Assignment: 6.3 Last Time In the last lecture, we discussed control design through shaping of the loop gain GK:

### FREQUENCY-RESPONSE DESIGN

ECE45/55: Feedback Control Systems. 9 FREQUENCY-RESPONSE DESIGN 9.: PD and lead compensation networks The frequency-response methods we have seen so far largely tell us about stability and stability margins

### The Approximating Impedance

Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains

### Systems Analysis and Control

Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 21: Stability Margins and Closing the Loop Overview In this Lecture, you will learn: Closing the Loop Effect on Bode Plot Effect

### Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

### Transient Response of a Second-Order System

Transient Response of a Second-Order System ECEN 830 Spring 01 1. Introduction In connection with this experiment, you are selecting the gains in your feedback loop to obtain a well-behaved closed-loop

### H(s) = 2(s+10)(s+100) (s+1)(s+1000)

Problem 1 Consider the following transfer function H(s) = 2(s10)(s100) (s1)(s1000) (a) Draw the asymptotic magnitude Bode plot for H(s). Solution: The transfer function is not in standard form to sketch

### 8. Introduction and Chapter Objectives

Real Analog - Circuits Chapter 8: Second Order Circuits 8. Introduction and Chapter Objectives Second order systems are, by definition, systems whose input-output relationship is a second order differential

### Dr Ian R. Manchester Dr Ian R. Manchester AMME 3500 : Review

Week Date Content Notes 1 6 Mar Introduction 2 13 Mar Frequency Domain Modelling 3 20 Mar Transient Performance and the s-plane 4 27 Mar Block Diagrams Assign 1 Due 5 3 Apr Feedback System Characteristics

### LECTURE 44 Averaged Switch Models II and Canonical Circuit Models

ETUE 44 Averaged Switch Models II and anonical ircuit Models A Additional Averaged ossless Switch Models 1 Single Transformer ircuits a buck b boost 2 Double ascade Transformer Models: a Buck Boost b Flyback

### (Refer Slide Time: 2:11)

Control Engineering Prof. Madan Gopal Department of Electrical Engineering Indian institute of Technology, Delhi Lecture - 40 Feedback System Performance based on the Frequency Response (Contd.) The summary

### Feedback Control of Linear SISO systems. Process Dynamics and Control

Feedback Control of Linear SISO systems Process Dynamics and Control 1 Open-Loop Process The study of dynamics was limited to open-loop systems Observe process behavior as a result of specific input signals

### ECE1750, Spring Week 11 Power Electronics

ECE1750, Spring 2017 Week 11 Power Electronics Control 1 Power Electronic Circuits Control In most power electronic applications we need to control some variable, such as the put voltage of a dc-dc converter,

### Course Summary. The course cannot be summarized in one lecture.

Course Summary Unit 1: Introduction Unit 2: Modeling in the Frequency Domain Unit 3: Time Response Unit 4: Block Diagram Reduction Unit 5: Stability Unit 6: Steady-State Error Unit 7: Root Locus Techniques

### Physics 4 Spring 1989 Lab 5 - AC Circuits

Physics 4 Spring 1989 Lab 5 - AC Circuits Theory Consider the series inductor-resistor-capacitor circuit shown in figure 1. When an alternating voltage is applied to this circuit, the current and voltage

### The output voltage is given by,

71 The output voltage is given by, = (3.1) The inductor and capacitor values of the Boost converter are derived by having the same assumption as that of the Buck converter. Now the critical value of the

### Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome

### Chapter 2. Classical Control System Design. Dutch Institute of Systems and Control

Chapter 2 Classical Control System Design Overview Ch. 2. 2. Classical control system design Introduction Introduction Steady-state Steady-state errors errors Type Type k k systems systems Integral Integral

### Transient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n

Design via frequency response Transient response via gain adjustment Consider a unity feedback system, where G(s) = ωn 2. The closed loop transfer function is s(s+2ζω n ) T(s) = ω 2 n s 2 + 2ζωs + ω 2

### 1(b) Compensation Example S 0 L U T I 0 N S

S 0 L U T I 0 N S Compensation Example I 1U Note: All references to Figures and Equations whose numbers are not preceded by an "S"refer to the textbook. (a) The solution of this problem is outlined in

### First and Second Order Circuits. Claudio Talarico, Gonzaga University Fall 2017

First and Second Order Circuits Claudio Talarico, Gonzaga University Fall 2017 Capacitors and Inductors intuition: bucket of charge q = Cv i = C dv dt Resist change of voltage DC open circuit Store voltage

### Application Report. Mixed Signal Products SLOA021

Application Report May 1999 Mixed Signal Products SLOA021 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product

### Dynamic circuits: Frequency domain analysis

Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution

### C(s) R(s) 1 C(s) C(s) C(s) = s - T. Ts + 1 = 1 s - 1. s + (1 T) Taking the inverse Laplace transform of Equation (5 2), we obtain

analyses of the step response, ramp response, and impulse response of the second-order systems are presented. Section 5 4 discusses the transient-response analysis of higherorder systems. Section 5 5 gives

### (Refer Slide Time: 1:42)

Control Engineering Prof. Madan Gopal Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 21 Basic Principles of Feedback Control (Contd..) Friends, let me get started

### To find the step response of an RC circuit

To find the step response of an RC circuit v( t) v( ) [ v( t) v( )] e tt The time constant = RC The final capacitor voltage v() The initial capacitor voltage v(t ) To find the step response of an RL circuit

### EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

### A Systematic Approach to Frequency Compensation of the Voltage Loop in Boost PFC Pre- regulators.

A Systematic Approach to Frequency Compensation o the Voltage Loop in oost PFC Pre- regulators. Claudio Adragna, STMicroelectronics, Italy Abstract Venable s -actor method is a systematic procedure that

### Stepping Motors. Chapter 11 L E L F L D

Chapter 11 Stepping Motors In the synchronous motor, the combination of sinusoidally distributed windings and sinusoidally time varying current produces a smoothly rotating magnetic field. We can eliminate

### Stability of CL System

Stability of CL System Consider an open loop stable system that becomes unstable with large gain: At the point of instability, K( j) G( j) = 1 0dB K( j) G( j) K( j) G( j) K( j) G( j) =± 180 o 180 o Closed

### Chapter 3 AUTOMATIC VOLTAGE CONTROL

Chapter 3 AUTOMATIC VOLTAGE CONTROL . INTRODUCTION TO EXCITATION SYSTEM The basic function of an excitation system is to provide direct current to the field winding of the synchronous generator. The excitation

### Laboratory I: Impedance

Physics 331, Fall 2008 Lab I - Handout 1 Laboratory I: Impedance Reading: Simpson Chapter 1 (if necessary) & Chapter 2 (particularly 2.9-2.13) 1 Introduction In this first lab we review the properties

### CDS 101/110a: Lecture 8-1 Frequency Domain Design

CDS 11/11a: Lecture 8-1 Frequency Domain Design Richard M. Murray 17 November 28 Goals: Describe canonical control design problem and standard performance measures Show how to use loop shaping to achieve

### Stability & Compensation

Advanced Analog Building Blocks Stability & Compensation Wei SHEN (KIP) 1 Bode Plot real zeros zeros with complex conjugates real poles poles with complex conjugates http://lpsa.swarthmore.edu/bode/bode.html

### 6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

First, let s take a moment to further explore device matching for current mirrors: I R I 0 Q 1 Q 2 and ask what happens when Q 1 and Q 2 operate at different temperatures. It turns out that grinding through

### Yet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry

Page 1 of 8 Yet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry This article was published on EDN: http://www.edn.com/design/powermanagement/4415318/why-bypass-caps-make-a-difference---part-5--supply-impedanceand-op-amp-interaction

### Estimation of Circuit Component Values in Buck Converter using Efficiency Curve

ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36

### Electric Circuit Theory

Electric Circuit Theory Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Chapter 8 Natural and Step Responses of RLC Circuits Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 8.1 Introduction to the Natural Response

### Source-Free RC Circuit

First Order Circuits Source-Free RC Circuit Initial charge on capacitor q = Cv(0) so that voltage at time 0 is v(0). What is v(t)? Prof Carruthers (ECE @ BU) EK307 Notes Summer 2018 150 / 264 First Order

### Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2

### AN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO

Better pproach of Dealing with ipple Noise of Introduction It has been a trend that cellular phones, audio systems, cordless phones and portable appliances have a requirement for low noise power supplies.

### The requirements of a plant may be expressed in terms of (a) settling time (b) damping ratio (c) peak overshoot --- in time domain

Compensators To improve the performance of a given plant or system G f(s) it may be necessary to use a compensator or controller G c(s). Compensator Plant G c (s) G f (s) The requirements of a plant may

### First and Second Order Circuits. Claudio Talarico, Gonzaga University Spring 2015

First and Second Order Circuits Claudio Talarico, Gonzaga University Spring 2015 Capacitors and Inductors intuition: bucket of charge q = Cv i = C dv dt Resist change of voltage DC open circuit Store voltage

### Chapter 10 Feedback. PART C: Stability and Compensation

1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

### Prof. Shayla Sawyer CP08 solution

What does the time constant represent in an exponential function? How do you define a sinusoid? What is impedance? How is a capacitor affected by an input signal that changes over time? How is an inductor

### Prepare for this experiment!

Notes on Experiment #10 Prepare for this experiment! Read the P-Amp Tutorial before going on with this experiment. For any Ideal p Amp with negative feedback you may assume: V - = V + (But not necessarily

### Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and

### MODULE I. Transient Response:

Transient Response: MODULE I The Transient Response (also known as the Natural Response) is the way the circuit responds to energies stored in storage elements, such as capacitors and inductors. If a capacitor

### Electronic Circuits Summary

Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

### IC6501 CONTROL SYSTEMS

DHANALAKSHMI COLLEGE OF ENGINEERING CHENNAI DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR/SEMESTER: II/IV IC6501 CONTROL SYSTEMS UNIT I SYSTEMS AND THEIR REPRESENTATION 1. What is the mathematical

### EE 422G - Signals and Systems Laboratory

EE 4G - Signals and Systems Laboratory Lab 9 PID Control Kevin D. Donohue Department of Electrical and Computer Engineering University of Kentucky Lexington, KY 40506 April, 04 Objectives: Identify the

### Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay Week 05 Module - 05 Tutorial No.4 Welcome everyone my name is Basudev Majumder, I am

### Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur. Module 3 Lecture 8

Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur Module 3 Lecture 8 Welcome to lecture number 8 of module 3. In the previous

### Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency

### Regulated DC-DC Converter

Regulated DC-DC Converter Zabir Ahmed Lecturer, BUET Jewel Mohajan Lecturer, BUET M A Awal Graduate Research Assistant NSF FREEDM Systems Center NC State University Former Lecturer, BUET 1 Problem Statement

### CYBER EXPLORATION LABORATORY EXPERIMENTS

CYBER EXPLORATION LABORATORY EXPERIMENTS 1 2 Cyber Exploration oratory Experiments Chapter 2 Experiment 1 Objectives To learn to use MATLAB to: (1) generate polynomial, (2) manipulate polynomials, (3)

### Compensator Design to Improve Transient Performance Using Root Locus

1 Compensator Design to Improve Transient Performance Using Root Locus Prof. Guy Beale Electrical and Computer Engineering Department George Mason University Fairfax, Virginia Correspondence concerning

### Laplace Transform Analysis of Signals and Systems

Laplace Transform Analysis of Signals and Systems Transfer Functions Transfer functions of CT systems can be found from analysis of Differential Equations Block Diagrams Circuit Diagrams 5/10/04 M. J.

### Operational Amplifiers

Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

### Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

### Homework Assignment 11

Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

### Section 4. Nonlinear Circuits

Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:

### EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase

### R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 8.1.7. The low-q approximation Given a second-order denominator polynomial, of the form G(s)= 1

### ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

### UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS

ENG0016 UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS MODULE NO: BME6003 Date: Friday 19 January 2018

### AC analysis. EE 201 AC analysis 1

AC analysis Now we turn to circuits with sinusoidal sources. Earlier, we had a brief look at sinusoids, but now we will add in capacitors and inductors, making the story much more interesting. What are

### R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Part II" Converter Dynamics and Control! 7.!AC equivalent circuit modeling! 8.!Converter transfer

### EE C128 / ME C134 Fall 2014 HW 8 - Solutions. HW 8 - Solutions

EE C28 / ME C34 Fall 24 HW 8 - Solutions HW 8 - Solutions. Transient Response Design via Gain Adjustment For a transfer function G(s) = in negative feedback, find the gain to yield a 5% s(s+2)(s+85) overshoot

### Active Control? Contact : Website : Teaching

Active Control? Contact : bmokrani@ulb.ac.be Website : http://scmero.ulb.ac.be Teaching Active Control? Disturbances System Measurement Control Controler. Regulator.,,, Aims of an Active Control Disturbances

### Automatic Control 2. Loop shaping. Prof. Alberto Bemporad. University of Trento. Academic year

Automatic Control 2 Loop shaping Prof. Alberto Bemporad University of Trento Academic year 21-211 Prof. Alberto Bemporad (University of Trento) Automatic Control 2 Academic year 21-211 1 / 39 Feedback

### Procedure for sketching bode plots (mentioned on Oct 5 th notes, Pg. 20)

Procedure for sketching bode plots (mentioned on Oct 5 th notes, Pg. 20) 1. Rewrite the transfer function in proper p form. 2. Separate the transfer function into its constituent parts. 3. Draw the Bode