# Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Save this PDF as:

Size: px
Start display at page:

Download "Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation"

## Transcription

1 Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a step b. Q < 1/2 Exponential decay to a step c. Q = 1/2 Goldilocks solution critically damped B. Feedback Review 1. (Z ) = Z o (open loop) out closed loop 1+ T G vg (open loop) 2. (G vg ) closed loop = 1+ T, Z out varies with f, G vg (f) 3. Closed Loop Response Time t = 1/ 2π f c (T(s) cross over) f C is at T(s) unity gain 4. Limitations on Transient Overshoot a. V pk /I pk are f(q) and Cause Damage b. Approximating Q for the two nearby poles T(s) Unity Gain Cross-over case c. φ m Tailoring via G c (s) C. Compensation Networks To Tailor T(s) 1. Overview of G c (Alterations Tailoring) 2. Lead Compensator in G c (s) PD Compensator

2 Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation A. Transient Waveforms in Time Domain 1. Standard Quadratic System Response step drive 2 = 1/s Vin(s) T(s) Vo(s) Open loop response 1 T(s) = s 1 + w Q + ( s w ) 2 o o We find f 0 (L-C resonance frequency) and f C ( unity gain of T(s) crossover frequency) of T(s) are sometimes related. Erickson shows that for a SPECIAL case of quadratic open loop gain T(s)= 1/ s/ω 0 (1 +s/ ω 2 ) we find that the two poles of T(s) are f 0 and f o f o f 2 and the crossover frequency of T(s) is related as =. f c f 2 For this case Q=(f 0 /f 2 ) 1/2. In the low Q case there is no Q peaking but in the high Q case there is and Q=f 0 / f C. Next we generalize. a. Q > 1/2 Oscillatory Decay to Unit Step Input For a general second order system as described above the unit step response (or transient response) of the closed loop second order system T/ (1+T) is such that both poles lie close to f 0 : w t/2q 2 4Q -1 c \$v(t) = 1 + c t Q e sin ω tan ( 4Q -1) 2 4Q -1 2Q v(t) is oscillatory in time for Q>1/2 and for Q<1/2 is exponential. For Q>1/2 the peak value is 1+ exp( +/- p/ (1-4Q 2 ) 1/2 The peak V may cause problems for solid-state devices in circuits with

3 T(s). That is even brief peak values can destroy devices. b. Q < 1/2 Step Output of T/ (1+T) is exponential The poles of T/ (1+T) are well separated in frequency as compared to to the case for Q>1/2. Roughly speaking we find: ω 1 = Qω c =2 π f C, ω 2 = ω c /Q =2π f 2 w2 \$v(t) = 1 - w - w e -w t w1 - w - w e 1 -w2t ( ) c 2 w,w = w 2Q Q 1 2 The plots of the T/ (1+T) response to a step input are summarized below for your perusal. Note the oscillatory and damped conditions vary with the resulting Q of the original T(s). 3 c. For Q =1/2 the two pole locations of T/ (1+T) are roughly f 1 and f 2 = 4 f 1 : Critically Damped Case The critically damped case separates the two sets of transient solutions to T/ (1+T) of one, oscillatory sine waves and two, decaying exponentials. We term this the critically damped case. In the approximation that,f lower = 10-1/2Q f 0 ( of the L-C resonance =1 / 2 π (LC) 1/2,we find the lower frequency pole location in the critically damped case to be.

4 f lower = f 0 / 10 WHAT about f higher??. Below we consider three cases for Q in the open loop responset(s) and the overview of the different closed loop transient responses. Q< ½ is considered OVERDAMPED and Q>1/2 is considered to be UNDERDAMPED. Q < 1/2 Q = 1/2 Q > 1/2 fo Q =, f 2 4fo critically damped Underdamped f 2 w 1 = Qw 0 at low f causes slow response of the closed loop system 2 - π / 4Q -1 v peak = 1+e NO OVERSHOOT Q=1, V PEAK =1.16 V IN Q=2, V PEAK =1.44 V IN 4 t = t = 1 f o for 3.3V Pentium Q = 2 V max = 4.7V ok? Any Problems for the IC??? 1 2f o for 82% t= 1/ 2 f CROSS-OVER For 82% rise for 98.6% of rise t = 1 for 98.6 % rise Goldilocks solution of fastest response without overshoot, Dt = 1/ f C We term f C as the unity gain cross-over frequency of T(s). It is easily measured or calculated from the model. It also turns out to be the cross-over frequency, f C, for both T/ (1+T) and 1/ (1+T). Hence f C sets response time. f c

5 We next consider the issues involved with open-loop T(s) in a general feedback loop and how we wish to tailor T(s) versus frequency to attain a variety of goals for the closed-loop system with feedback. In general we wish the highest f C possible so that we have a quickly responding system to any transient disturbances. The practical limit to f C is roughly 1/5 of thew switch frequency of the converter, f SW. If we have f C above this we may inadvertently amplify the switch ripple and cause instability. B. Effects of Feedback on Converters: A Review We place feedback around a converter with open-loop gain,t(s), in order to achieve a better converter. In particular we improve the output impedance by 1/(1+T), we improve G VG by 1/ (1+T). We can also improve the closed loop response, T/(1+T), by increasing the unity gain cross-over frequency of an already existing T(s). We do this by placing compensation networks in series within the loop gain. Hence the transient response in closed loop is made faster by compensation. We must be careful to tailor the Q of the new T(s) so that we do not cause too much overshoot or ringing during the transient response. Peak values can kill solid state devices rapidly. We also must also not cause closed loop stability problems by having too low a phase margin in new T(s) plots. This is an exercise in tradeoffs. Key to success of compensation networks is careful analysis of the old and new T(s) Bode plots as shown below. Compensation tailors the open loop response, T(s) to achieve the best set of closed-loop goals. Large values of T at the mains( Hz and harmonics) frequencies will reduce G VG (output to line voltage variations) as well as reduce the output impedance by a factor 1/ (1+T). That is the reduction occurs only when T is large. However, large T at low frequency might mean too high values of f C causing inadvertent amplification of the switch frequency of too low a phase margin resulting in oscillation. We will see that as designed phase margins of 76 degrees are safe but we often push phase margin as low as 30 degrees due to temperature and aging effects. Even at thirty 5

6 degrees the converter may break into periods of oscillation when large transients are experienced. The feedback converter is shown below with the associated variables and transfer functions. il 6 vg Gvg Zout vref ve vc vo Gc(s) 1/Vm d Gvd(s) B ref g vd o V out = V \$ T + V \$ G (s) \$ z - i L β 1+ T 1+ T 1+ T Gc Where the open loop gain T = β V G vd in the control to output m loop has contributions from the feedback ratio( β) the compensation network (G C ) and the control to output transfer function of the converter topology chosed(g VD ). Note that G C is a separate block containing the compensation network that will tailor T(s) from what it is without compensation to what it will become with compensation in order to achieve closed-loop capabilities. It often employs an op-amp circuit. 1. Effect of i (load) over a frequency range: f min <f<f MAX Vout out = - Z (open loop) iload 1+ T if z out (open loop) cannot be made small enough in a frequency range we want for our design then what?? Z OUT specification. we seek over a given frequency range

7 Note now that by clever use of compensation networks, G C we Can tailor the amplitude of T in specific frequency regions. f min f f MAX increase 1+T by compensation of T(s) over f min f f MAX Usually we easily achieve low Z OUT at f< f C, but not at f>f C. WHY? 2. Effect of DV g (input voltage) on the Converter Output Usually V g is a very crude rectified ac, with lots of variations especially at 120, 180 Hz etc. Below we consider Europe or Japan where the mains power is at 50 Hz and the harmonic ripple is at 100 Hz. The effect of the ripple is reduced by feedback. V V out g vg = G 1+ T Usually the Spec of G vg(100) 1+ T(100) is given as x 100 Hz by the customer. If G vg is considered Hz we need to tailor the open loop response T(100) to meet specification on G VG / (1+T). For 10 % variation at the output due to V G effects we need 1/(1+T) to be at least -20 db. For 1% variation at the output due to V G effects we need 1/(1+T) to be - 40 db. Again to do this we need high T at the mains frequency, and all harmonics of the mains. An op-amp is ideal to achieve this high low frequency gain. That is the gain of an op-amp at low frequency is > Desired Closed Loop Response Time to a Large Disturbance We term f C as the unity gain cross-over frequency of T(s),1/ (1+T(s)) as well as T/ (1+T) as shown on the top of page 8. To verify this, just consider the two cases of T>>1 and T<<. Hence, if we modify the open-loop gain and change f C we will also change the closed-loop f C as well. This means we can use compensation to increase f C to higher values to improve transient response. The practical limit to higher f C is 1/5 the switch frequency. 7

8 8 0 db T/(1+T) T fc Both T and T/(1+T) have the same fc In general the transient response of the closed loop system will depend on the open loop T(s) cross-over frequency f C according to the relationship. 1 t (response) = 2π fc Our spec Our design for t choice for f c for Dt fl «f c is the trend However, fast closed-loop response brings it s own problems like overshoot and ringing to the dynamic waveforms as described below in section 4. This is avoided by proper care of the phase margin at the unity gain cross-over of the open-loop T(s). Finally we repeat that f C cannot exceed 1/5 of f SW as an upper limit. 4. Allowable Overshoot Due to Solid State Limitations In both the time and frequency domains we saw closed loop response overshoot occurs and was related to Q of the open loop, T(s). T/ (1+T) in particular was prone to Q peaking. time Q=1 44% overshoot f 0 db frequency T T/(1+T) Q = fo/fc = fo/fc

9 9 We can not always predict T/1+T behavior from T behavior alone. But for the special cases where T has a 0 db or unity gain crossover via two isolated poles, we can relate the phase margin, φ m, of T(s) to the closed loop Q peaking of,t/1+t. This is summarized below. Given a desired phase margin in the phase angle of T(s) = β G c /V m G vd, what do we do to achieve it, especially if the original uncompensated T(s) is considered inadequate? Often the compensator box, G C, is the only system box in the entire T(s) loop easy to diddle, with the goal of modifying T(s) to the desired shape versus frequency. In short to tailor a desired phase margin, φ m, Use phase compensators in the G c (s) box. Sometimes we apply compensation to make an unstable system stable. More often we apply G C to make a better T(s) from an old T(s) that is stable but not optimum. We tailor the shape of the old T(s) by the G C network alone.. In our studies we will limit G C (s) to four cases given below to balance load regulation versus transient response in closed loop.

10 10 The use of an op-amp in the compensation network insures a pole at DC in the G C frequency response which is very useful for achieving low values of G VG (load regulation) at mains frequencies via the 1/ (1+T) factor. More on compensation networks and the use of Op-amps later. In summary, use of feedback in PWM converters has some clear goals, several of which are in competition with each other and tradeoffs need to be made in T(s) shapes. We will be able to tailor different portions of the original T(s) with G C (s) to achieve most goals simultaneously. To know T(s) we need to measure or calculate it by breaking the loop. Once we have open loopt(s) we can carefully inspect it to see how to improve it by the addition of compensation. For example on page 11 we plot two T(s) plots and show in general why we would employ compensation to improve the old T(s) to create a new T(s) with improved properties. The first T(s) is one that has three poles and too a small phase margin at unity gain. It needs phase compensation to be stable under closed loop operation. The second has a single pole and will always be stable under closed loop conditions. Unfortunately its cross-over frequency is too low resulting in a sluggish transient response. It may not be able to correct fast transient disturbances. We can change that.

11 11 The T(s) below is not acceptable because it s phase margin is not adequate, possibly negative, insuring positive not negative feedback. How would you fix it? The next T(s) while stable would benefit from an increase in it s f C. How would you achieve this? The single pole in the above T(s) arises from the load in parallel with the filter capacitor. Since f P 1/ R LOAD we also see that the G VD pole location depends on the loading. That is T(s) will shift with the load. Finally in the above plot we see the appearance of a zero in T(s) from the ESR of the output capacitor. These details

12 are crucial to proper compensation design, and do not always appear clearly to the new engineer. In summary we see that compensation is not limited to unstable T(s) and its use is more likely to arise to improve closed loop response. Looking ahead to section C there will be two broad classes of compensation networks, G C. One, lead compensators or proportional differential (PD) compensators and two,lag or proportional integral (PI) compensators. Each will tailor a different portion of the original T(s) to create a new and better T(s). However, there will be undesired effects from one type of compensation on the T(s) shape in a different frequency region that we will have to carefully monitor and design around. In addition we need to realize that the converter transfer function poles and zero locations may also depend on loading conditions and the existence of parasitic elements. We will see examples of both in this lecture. Four separate G C networks with op-amps are shown below. a)-single pole G C, b)one pole with gain limiting G c )pole-zero 12

13 compensation,d)2-pole and 2 zero G C compensation. The one pole G C Bode plots are given below. Note the constant phase. 13 What about the double zero/ double pole G C network with opamp? We will find use for these G C networks in improving T(s) response to achieve better closed loop response in Lecture 51.

14 C. Compensation Networks G c and its use for Alterations/Tailoring of Open-Loop T(s) to Achieve Closed-Loop System Goals G In a loop gain T = β c G Vm vd G c (s), the compensator, is in the low power portion of the loop where it is easier to manipulate and diddle with. We are diddling G C for several reasons. One, to T(s) improve φ m of T(s) so that either 1+ T(s) or so that 1 has 1+ T(s) the desired DYNAMIC or TRANSIENT characteristics. Two, so that 1/ (1+T) has the desired characteristics in some specified lowfrequency range, usually around the AC mains low frequency region, so as to achieve low sensitivity to input voltage changes. Illustrative Goal G c (s) Solution i) φ f x or to 1. Add a zero to G c (s) at f y < f x so increase f c of T(s) φ m (f x ) is larger and so is f c This is termed a PD compensator network. ii). Increase low f 2. Add an inverted zero to the loop gain to insure loop f y >f x so that that the Vo Vg f x 1/1+T is smaller at f x is met via 1/1+T This is called PI a compensator network. iii). We can try to do both 1 and 2 to the same T(s) via a combined PID G C network. We must be careful because extra phase margin at one frequency does NOT GUARANTEE the proper phase margin at another frequency, where undesired instability may occur. Tradeoffs are required. iv) We usually employ an operational amplifier with feedback as the lynchpin element of the compensation network. Clearly the op-amp frequency response must be high enough to

15 15 exceed the location of any compensation pole or zero or the G C block, when employing an op-amp, will not work properly. Before we start the detailed discussion of compensation schemes we need to keep four guidelines in mind as we tailor open loop,t(s), for various converters to achieve closed-loop goals. a. T(s) phase should be less than 300 degrees whenever the open-loop gain exceeds o db. φ M =??? b. The closed loop f C should be high, if a fast transient response is desired. However f C should never exceed 1/5 of the switch frequency, f C < f SW / 5. Why is this?? c. T(s) should have as LARGE value as possible in order to make T/(1+T) be dependent only on passive elements in H(s) and no other factors. d. For reliable closed-loop stability it is best for T(s) to cross unity gain at 20 db /decade if possible. In the following three sections we will cover lead (section C2 lecture 50) lag (lecture 51) and lead/lag (lecture 51) 2. Lead Compensator in G c (s)or PD Compensator This G C increases f C of T/(1+T) thereby improving transient response but it also increases φ M,which can improve the closed loop stability, reduce overshoot and improve reliability. Consider a no-brainer T(s) below that under proper conditions crosses unity gain with TOO big a phase margin. If we start with a potentially unstablet(s) as shown T 0 db fo -40 db/dec fc < fsw/10 fsw f original two pole system that oscillates closed loop where f c is chosen << f sw

16 T 76 fc < fsw/10 Worst case two poles cause φ m 0 far from desired φ m > 76 o The above T(s) exhibits a double pole filter response characteristic of, for example, the voltage controlled DCM flyback converter. We can via G c (s) add a term to the open loop response, T(s) to improve things. Specifically a zero placed at or below the DOUBLE POLE of the original T(s), in order to improve φ M. At somewhat higher frequency another pole is placed in order to compensate for the zero at all higher frequencies of T(s). We wish our compensation of T(s) to make its effects felt only where needed. Clearly in general, for phase lead compensation f Z << f P. Full phase contribution from the zero starts at 10 f Z whereas the full pole phase doesn t occur till 10 f P. Hence we insert phase over a limited frequency range. In short, z G s(s) = G (1+ s / w ) co 1+ s / w the zero is located below f c of original p T(s) to increase φ m and f P lies above original f C of T(s). Again we always want f p << f sw as well as below the maximum frequency response of the operational amplifier used in implementing G C. We are seeking positive and increasing φ f = f c so we design G C carefully: (1) Choose w z and w p locations such that maximum phase from G c (s) f c the original cross-over of uncompensated T(s). Intuitively f for φ max f = f z fp But value of φ max is complex Clearly the extremes are f z = f p f = 0, f p >> f z φ 90 o 16

17 17 Graphically we plot the phase contribution fore various f P / f Z ratios using the relationship Sin(φ) = (f P - f Z ) / (f P +f Z ). We find φ MAX =55 degrees for f P / f Z = 10 and 75 for f P / f Z = 60 as shown below. To better employ the φ max chart to insure that we place maximum phase lead at f c = fφ max do the following in the G C design. 1. Choose ratio f p /f z from the desired phase we want to introduce to T(s) to achieve the closed-loop goals. 2. From the desires Max φ we get both f Z and f P locations 1- sinφmax 1+ sinφ f z = max f c f p = fc 1+ sinφmax 1+ sinφmax This sets the two frequencies in the G C network. The uncompensated and compensated T(s) are shown on page 18.

18 18 fz The case above G co was purposely set to so that the lead fp compensator inserted unity gain at f c and thus the crossover frequency of the open loop was unchanged as compared tto that of the open-loop gain even with the addition of the compensator. We need not be so picky. Sometimes we even wish to increase or decrease f C to achieve faster/ slower transient response. Other G co choices are sometimes employed as shown below: G co < 1 G co > 1 less open loop T, less -db 1/1+T more T, more -db for the 1/1+T factor lower f c larger f c Slower transient response Faster transient response In summary lead compensation increases phase margin the original T(s) at f C but it can also introduce increased gain to the new T(s) and also alter the f C of T(s) if we so choose. We must carefully pick G C component values such that G C introduces no new gain at f C to keep the f C and transient response the same. The op-amp circuit to achieve this is shown on page 19. The

19 inherent DC gain of the op-amp usually has a pole at DC or low frequency that provides higher T(s) values near the mains frequencies and it s harmonics. A zero is introduced just below the double pole of the L-C filter in order to provide as much as 90 of phase compensation at f C, in order to keep φ M positive and close to the desired value of 76. That is the phase lag of the opamp decreases, due to compensation, between f Z and f P. The last pole rolls off the T(s) gain at high frequency, BUT it ALSO counteracts the inevitable extra zero arising from the capacitor ESR in the output circuit of any PWM converter. The pole-zero compensation achieved with an op-amp and one set of feedback R-C elements is shown below in the G C (f) plots. For HW #4 can derive the pole and zero locations for G C only in the op-amp circuit below. Show circuit element conditions for f Z < f P to occur. For HW #4 please derive f Z and f P expressions for the G C plots shown: 19 Use your knowledge of op-amps from earlier courses.

20 A simple lead circuit design in a G C network is next. We show how G C design in determining a new T(s) from an old T(s) is an iterative process. It requires patience to see the changes we cause. We start with a T(s) that has too small a phase margin, causing a METASTABLE system that sometimes under strong transient disturbance will break into oscillation. We need to tweak the original φ M to achieve a bigger value. The old T(s) around the cross-over frequency will be altered to achieve a better T(s). Not only will the phase margin be improved but the transient response will improve on the new T(s). What especially difficult about design is the cut-and-try nature of the process. For example here the addition of a phase lead will also increase the f C of the new T(s) and we have to guesstimate it during design. Knowing f C will increase also tells us we have to choose φ M to bigger than what we think we need to accommodate the extra phase lag from the old T(s) at the new and higher f C. A simple R-C network to achieve phase lead is shown below. For HW # 4 show that the pole and zero locations are as shown. 20

### Feedback design for the Buck Converter

Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

### Lecture 47 Switch Mode Converter Transfer Functions: Tvd(s) and Tvg(s) A. Guesstimating Roots of Complex Polynomials( this section is optional)

Lecture 47 Switch Mode Converter Transfer Functions: T vd (s) and T vg (s) A. Guesstimating Roots of Complex Polynomials( this section is optional). Quick Insight n=. n th order case. Cuk example 4. Forth

### Laboratory III: Operational Amplifiers

Physics 33, Fall 2008 Lab III - Handout Laboratory III: Operational Amplifiers Introduction Operational amplifiers are one of the most useful building blocks of analog electronics. Ideally, an op amp would

### (b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.

### ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

### Converter System Modeling via MATLAB/Simulink

Converter System Modeling via MATLAB/Simulink A powerful environment for system modeling and simulation MATLAB: programming and scripting environment Simulink: block diagram modeling environment that runs

### Application Note #3413

Application Note #3413 Manual Tuning Methods Tuning the controller seems to be a difficult task to some users; however, after getting familiar with the theories and tricks behind it, one might find the

### Transient Response of a Second-Order System

Transient Response of a Second-Order System ECEN 830 Spring 01 1. Introduction In connection with this experiment, you are selecting the gains in your feedback loop to obtain a well-behaved closed-loop

### Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

### Today (10/23/01) Today. Reading Assignment: 6.3. Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10

Today Today (10/23/01) Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10 Reading Assignment: 6.3 Last Time In the last lecture, we discussed control design through shaping of the loop gain GK:

### FREQUENCY-RESPONSE DESIGN

ECE45/55: Feedback Control Systems. 9 FREQUENCY-RESPONSE DESIGN 9.: PD and lead compensation networks The frequency-response methods we have seen so far largely tell us about stability and stability margins

### Feedback Control of Linear SISO systems. Process Dynamics and Control

Feedback Control of Linear SISO systems Process Dynamics and Control 1 Open-Loop Process The study of dynamics was limited to open-loop systems Observe process behavior as a result of specific input signals

### The output voltage is given by,

71 The output voltage is given by, = (3.1) The inductor and capacitor values of the Boost converter are derived by having the same assumption as that of the Buck converter. Now the critical value of the

### Estimation of Circuit Component Values in Buck Converter using Efficiency Curve

ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36

### Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and

### Homework 7 - Solutions

Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the

### Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency

### Automatic Control 2. Loop shaping. Prof. Alberto Bemporad. University of Trento. Academic year

Automatic Control 2 Loop shaping Prof. Alberto Bemporad University of Trento Academic year 21-211 Prof. Alberto Bemporad (University of Trento) Automatic Control 2 Academic year 21-211 1 / 39 Feedback

### Operational Amplifiers

Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

### R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Part II" Converter Dynamics and Control! 7.!AC equivalent circuit modeling! 8.!Converter transfer

### 0 t < 0 1 t 1. u(t) =

A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult

### AC Circuits Homework Set

Problem 1. In an oscillating LC circuit in which C=4.0 μf, the maximum potential difference across the capacitor during the oscillations is 1.50 V and the maximum current through the inductor is 50.0 ma.

### Nonlinear Op-amp Circuits

deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering IIT Bombay May 3, 2013 Overview of op-amp operating regions Linear Region Occurs when the op-amp output is stable i.e.

### Lab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response

Capacitor Transient and Steady State Response Like resistors, capacitors are also basic circuit elements. Capacitors come in a seemingly endless variety of shapes and sizes, and they can all be represented

### D is the voltage difference = (V + - V - ).

1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

### Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system

### Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

### Additional Closed-Loop Frequency Response Material (Second edition, Chapter 14)

Appendix J Additional Closed-Loop Frequency Response Material (Second edition, Chapter 4) APPENDIX CONTENTS J. Closed-Loop Behavior J.2 Bode Stability Criterion J.3 Nyquist Stability Criterion J.4 Gain

### V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects

### Time Varying Circuit Analysis

MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

### Performance of Feedback Control Systems

Performance of Feedback Control Systems Design of a PID Controller Transient Response of a Closed Loop System Damping Coefficient, Natural frequency, Settling time and Steady-state Error and Type 0, Type

Chapter 4 Sinusoidal Steady-State Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.

### Dynamic Response. Assoc. Prof. Enver Tatlicioglu. Department of Electrical & Electronics Engineering Izmir Institute of Technology.

Dynamic Response Assoc. Prof. Enver Tatlicioglu Department of Electrical & Electronics Engineering Izmir Institute of Technology Chapter 3 Assoc. Prof. Enver Tatlicioglu (EEE@IYTE) EE362 Feedback Control

### 2.3 Damping, phases and all that

2.3. DAMPING, PHASES AND ALL THAT 107 2.3 Damping, phases and all that If we imagine taking our idealized mass on a spring and dunking it in water or, more dramatically, in molasses), then there will be

### FEEDBACK CONTROL SYSTEMS

FEEDBAC CONTROL SYSTEMS. Control System Design. Open and Closed-Loop Control Systems 3. Why Closed-Loop Control? 4. Case Study --- Speed Control of a DC Motor 5. Steady-State Errors in Unity Feedback Control

### Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Ver 3537 E. Analysis of Circuits () Key: [A]= easy... [E]=hard E. Circuit Analysis Problem Sheet (Lectures & ). [A] One of the following circuits is a series circuit and the other is a parallel circuit.

### Lecture 6 Classical Control Overview IV. Dr. Radhakant Padhi Asst. Professor Dept. of Aerospace Engineering Indian Institute of Science - Bangalore

Lecture 6 Classical Control Overview IV Dr. Radhakant Padhi Asst. Professor Dept. of Aerospace Engineering Indian Institute of Science - Bangalore Lead Lag Compensator Design Dr. Radhakant Padhi Asst.

### Steady State Frequency Response Using Bode Plots

School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 3 Steady State Frequency Response Using Bode Plots 1 Introduction

### Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor

### L L, R, C. Kirchhoff s rules applied to AC circuits. C Examples: Resonant circuits: series and parallel LRC. Filters: narrowband,

Today in Physics 1: A circuits Solving circuit problems one frequency at a time. omplex impedance of,,. Kirchhoff s rules applied to A circuits. it V in Examples: esonant circuits: i series and parallel.

### CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

### CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

### Active Filter Design by Carsten Kristiansen Napier University. November 2004

by Carsten Kristiansen November 2004 Title page Author: Carsten Kristiansen. Napier No: 0400772. Assignment partner: Benjamin Grydehoej. Assignment title:. Education: Electronic and Computer Engineering.

### Chapter 9: Controller design. Controller design. Controller design

Chapter 9. Controller Deign 9.. Introduction 9.2. Eect o negative eedback on the network traner unction 9.2.. Feedback reduce the traner unction rom diturbance to the output 9.2.2. Feedback caue the traner

### EECS 242: Amplifier Design Examples

EECS 242: Amplifier Design Examples Small-Signal Transistor Model Intrinsic transistor model Using basic equations, let s assume we have the following process: f T = 100 GHz A v0 = 10, V t = 0.3V, V gs

### Analysis and Design of Control Systems in the Time Domain

Chapter 6 Analysis and Design of Control Systems in the Time Domain 6. Concepts of feedback control Given a system, we can classify it as an open loop or a closed loop depends on the usage of the feedback.

### Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

1/31/011 mpedance and Admittance Parameters lecture 1/ mpedance and Admittance Parameters Say we wish to connect the put of one circuit to the input of another. #1 put port input port # The terms input

### Root Locus Design Example #4

Root Locus Design Example #4 A. Introduction The plant model represents a linearization of the heading dynamics of a 25, ton tanker ship under empty load conditions. The reference input signal R(s) is

### Quanser NI-ELVIS Trainer (QNET) Series: QNET Experiment #02: DC Motor Position Control. DC Motor Control Trainer (DCMCT) Student Manual

Quanser NI-ELVIS Trainer (QNET) Series: QNET Experiment #02: DC Motor Position Control DC Motor Control Trainer (DCMCT) Student Manual Table of Contents 1 Laboratory Objectives1 2 References1 3 DCMCT Plant

### Systems Analysis and Control

Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 24: Compensation in the Frequency Domain Overview In this Lecture, you will learn: Lead Compensators Performance Specs Altering

### Goals for today 2.004

Goals for today Block diagrams revisited Block diagram components Block diagram cascade Summing and pickoff junctions Feedback topology Negative vs positive feedback Example of a system with feedback Derivation

### What happens when things change. Transient current and voltage relationships in a simple resistive circuit.

Module 4 AC Theory What happens when things change. What you'll learn in Module 4. 4.1 Resistors in DC Circuits Transient events in DC circuits. The difference between Ideal and Practical circuits Transient

### Chapter 12. Feedback Control Characteristics of Feedback Systems

Chapter 1 Feedbac Control Feedbac control allows a system dynamic response to be modified without changing any system components. Below, we show an open-loop system (a system without feedbac) and a closed-loop

### Lecture 6: Time-Dependent Behaviour of Digital Circuits

Lecture 6: Time-Dependent Behaviour of Digital Circuits Two rather different quasi-physical models of an inverter gate were discussed in the previous lecture. The first one was a simple delay model. This

### LCR Series Circuits. AC Theory. Introduction to LCR Series Circuits. Module. What you'll learn in Module 9. Module 9 Introduction

Module 9 AC Theory LCR Series Circuits Introduction to LCR Series Circuits What you'll learn in Module 9. Module 9 Introduction Introduction to LCR Series Circuits. Section 9.1 LCR Series Circuits. Amazing

### D G 2 H + + D 2

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Final Exam May 21, 2007 180 minutes Johnson Ice Rink 1. This examination consists

### DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency

### RC, RL, and LCR Circuits

RC, RL, and LCR Circuits EK307 Lab Note: This is a two week lab. Most students complete part A in week one and part B in week two. Introduction: Inductors and capacitors are energy storage devices. They

### Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

### Lecture 05 Power in AC circuit

CA2627 Building Science Lecture 05 Power in AC circuit Instructor: Jiayu Chen Ph.D. Announcement 1. Makeup Midterm 2. Midterm grade Grade 25 20 15 10 5 0 10 15 20 25 30 35 40 Grade Jiayu Chen, Ph.D. 2

### Lecture 7:Time Response Pole-Zero Maps Influence of Poles and Zeros Higher Order Systems and Pole Dominance Criterion

Cleveland State University MCE441: Intr. Linear Control Lecture 7:Time Influence of Poles and Zeros Higher Order and Pole Criterion Prof. Richter 1 / 26 First-Order Specs: Step : Pole Real inputs contain

### Open Loop Tuning Rules

Open Loop Tuning Rules Based on approximate process models Process Reaction Curve: The process reaction curve is an approximate model of the process, assuming the process behaves as a first order plus

### Lecture 6: DC & Transient Response

Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins

### Chapter 33. Alternating Current Circuits

Chapter 33 Alternating Current Circuits 1 Capacitor Resistor + Q = C V = I R R I + + Inductance d I Vab = L dt AC power source The AC power source provides an alternative voltage, Notation - Lower case

### Feedback Basics. David M. Auslander Mechanical Engineering University of California at Berkeley. copyright 1998, D.M. Auslander

Feedback Basics David M. Auslander Mechanical Engineering University of California at Berkeley copyright 1998, D.M. Auslander 1 I. Feedback Control Context 2 What is Feedback Control? Measure desired behavior

### METALLIZED POLYPROPYLENE AC FILTERING CAPACITORS

METALLIZED POLYPROPYLENE AC FILTERING CAPACITORS Technology looking ahead With the new LNF series a new level of safety for the AC capacitors has been reached: Active safety: When the capacitor is stressed

### THE EFFECT OF REVERSAL ON CAPACITOR LIFE

GENERAL ATOMICS ENERGY PRODUCTS Engineering Bulletin 96-004 THE EFFECT OF REVERSAL ON CAPACITOR LIFE November 2003 2003 Sorrento Electronics, Inc. Capacitor Engineering Department General Atomics Energy

### DS0026 Dual High-Speed MOS Driver

Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation

### UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

### Distributed Real-Time Control Systems

Distributed Real-Time Control Systems Chapter 9 Discrete PID Control 1 Computer Control 2 Approximation of Continuous Time Controllers Design Strategy: Design a continuous time controller C c (s) and then

### Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology -Bombay

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology -Bombay Week -01 Module -05 Inverting amplifier and Non-inverting amplifier Welcome to another

### Tradeoffs and Limits of Performance

Chapter 9 Tradeoffs and Limits of Performance 9. Introduction Fundamental limits of feedback systems will be investigated in this chapter. We begin in Section 9.2 by discussing the basic feedback loop

### DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is

### Lab 11 - Free, Damped, and Forced Oscillations

Lab 11 Free, Damped, and Forced Oscillations L11-1 Name Date Partners Lab 11 - Free, Damped, and Forced Oscillations OBJECTIVES To understand the free oscillations of a mass and spring. To understand how

### III. The STM-8 Loop - Work in progress

III. The STM-8 Loop - Work in progress This contains the loop functions for a velocity input. The interaction between, forward gain, feedback function, loop gain and transfer function are well displayed.

### PID Control. Objectives

PID Control Objectives The objective of this lab is to study basic design issues for proportional-integral-derivative control laws. Emphasis is placed on transient responses and steady-state errors. The

### Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

AA-3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA -3 AA-3 High Order OA-C Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OA-C

### Modelling the Temperature Changes of a Hot Plate and Water in a Proportional, Integral, Derivative Control System

Modelling the Temperature Changes of a Hot Plate and Water in a Proportional, Integral, Derivative Control System Grant Hutchins 1. Introduction Temperature changes in a hot plate heating system can be

### Übersetzungshilfe / Translation aid (English) To be returned at the end of the exam!

Prüfung Regelungstechnik I (Control Systems I) Prof. Dr. Lino Guzzella 3.. 24 Übersetzungshilfe / Translation aid (English) To be returned at the end of the exam! Do not mark up this translation aid -

### Lecture 4: DC & Transient Response

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide

### 1 (20 pts) Nyquist Exercise

EE C128 / ME134 Problem Set 6 Solution Fall 2011 1 (20 pts) Nyquist Exercise Consider a close loop system with unity feedback. For each G(s), hand sketch the Nyquist diagram, determine Z = P N, algebraically

### Poles, Zeros and System Response

Time Response After the engineer obtains a mathematical representation of a subsystem, the subsystem is analyzed for its transient and steady state responses to see if these characteristics yield the desired

### S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

www.ablicinc.com REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.2_2 The, developed by using the CMOS technology, is a positive voltage regulator IC of 15 ma output current,

### 70 mv typ. (2.8 V output product, I OUT = 100 ma)

S-1335 Series www.ablicinc.com HIGH RIPPLE-REJECTION SOFT-START FUNCTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.3_2 The S-1335 Series, developed by using the CMOS technology, is a positive voltage

### CIRCUIT ANALYSIS II. (AC Circuits)

Will Moore MT & MT CIRCUIT ANALYSIS II (AC Circuits) Syllabus Complex impedance, power factor, frequency response of AC networks including Bode diagrams, second-order and resonant circuits, damping and

### Operational amplifiers (Op amps)

Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.

### Experiment 13 Poles and zeros in the z plane: IIR systems

Experiment 13 Poles and zeros in the z plane: IIR systems Achievements in this experiment You will be able to interpret the poles and zeros of the transfer function of discrete-time filters to visualize

### Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )

### ECE382/ME482 Spring 2005 Homework 6 Solution April 17, (s/2 + 1) s(2s + 1)[(s/8) 2 + (s/20) + 1]

ECE382/ME482 Spring 25 Homework 6 Solution April 17, 25 1 Solution to HW6 P8.17 We are given a system with open loop transfer function G(s) = 4(s/2 + 1) s(2s + 1)[(s/8) 2 + (s/2) + 1] (1) and unity negative

### Section 1: Common Emitter CE Amplifier Design

ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

### HIGHLY ACCURATE PENDULUM INSTRUMENT ECE-492/3 Senior Design Project Spring 2013

HIGHLY ACCURATE PENDULUM INSTRUMENT ECE-492/3 Senior Design Project Spring 213 Electrical and Computer Engineering Department Volgenau School of Engineering George Mason University Fairfax, VA Team members:

### SAMPLE SOLUTION TO EXAM in MAS501 Control Systems 2 Autumn 2015

FACULTY OF ENGINEERING AND SCIENCE SAMPLE SOLUTION TO EXAM in MAS501 Control Systems 2 Autumn 2015 Lecturer: Michael Ruderman Problem 1: Frequency-domain analysis and control design (15 pt) Given is a

### MAK 391 System Dynamics & Control. Presentation Topic. The Root Locus Method. Student Number: Group: I-B. Name & Surname: Göksel CANSEVEN

MAK 391 System Dynamics & Control Presentation Topic The Root Locus Method Student Number: 9901.06047 Group: I-B Name & Surname: Göksel CANSEVEN Date: December 2001 The Root-Locus Method Göksel CANSEVEN

### 1 Chapter 9: Design via Root Locus

1 Figure 9.1 a. Sample root locus, showing possible design point via gain adjustment (A) and desired design point that cannot be met via simple gain adjustment (B); b. responses from poles at A and B 2

### Driven RLC Circuits Challenge Problem Solutions

Driven LC Circuits Challenge Problem Solutions Problem : Using the same circuit as in problem 6, only this time leaving the function generator on and driving below resonance, which in the following pairs