ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

Size: px
Start display at page:

Download "ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani"

Transcription

1 ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006

2 Copyright c 2006 by Salman Durrani.

3 Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits 4. Digital to Analog Converters 5. Op-amp Frequency esponse 6. Active Filter Circuits 7. Filter Design Timer Circuits 9. Oscillator Circuits 10. Instrumentation Amplifier 11. Integrator and Differentiator 12. Matlab Circuits 3

4 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #01 Operational Amplifier Circuits Consider the circuit shown in Figure 1. Assume A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 10 kω, 2 = 220 kω, L = 10 kω. (a) Derive an expression for closed-loop gain A cl. Express A cl in standard form. What is A cl for the special case when A ol. (b) Find the optimum value of c. (c) Find the values of closed loop gain, closed loop input resistance and closed loop output resistance. (d) Examine the stability of A cl if A ol increases from to (e) Find the maximum frequency of a 0.1V peak sine-wave input that can be amplified without distortion. c v in 1 2 L Q2 epeat Q1 (c),(e) for a buffer amplifier. Q3 Figure 1: The circuit for Question 1. Consider the circuit shown in Figure 2. Assume A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 1 kω, 2 = 100 kω, L = 10 kω. (a) Derive an expression for closed-loop gain A cl. Express A cl in standard form. What is A cl for the special case when A ol. (b) Find the optimum value of c. (c) Find the values of closed loop gain, closed loop input resistance and closed loop output resistance. (d) Examine the stability of A cl if A ol increases from to (e) Find the maximum frequency of a 0.1V peak sine-wave input that can be amplified without distortion. 2 v in 1 c L Figure 2: The circuit for Question 3. Problem Set #01 page 1

5 Q4 Consider the difference amplifier circuit shown in Figure 3. (a) Derive an expression for output voltage. What is for the special case when A ol. (b) Design the difference amplifier circuit to produce output = 0.5(v 1 v 2 ). 2 v 1 1 v L Figure 3: The circuit for Question 4. Problem Set #01 page 2

6 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Complete Solution The given circuit is ENGN 3227 Analogue Electronics Problem Set #01 Solution c v in 1 2 L The given data is A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 1 kω, 2 = 100 kω, L = 10 kω. (a) A cl = A ol ( ) A ol 1 A cl = (when A ol ) A cl = A ol 1 + A ol B (where feedback ratio B = ) See Lecture 04 for complete derivation steps. (b) The optimum value of bias-current compensating resistor is (c) c = 1 2 = 220k 10k = 9.56 kω The closed loop gain is given by B = = A cl = k 10k + 220k = 1 23 A ol 1 + A ol B = = Problem Set #01 page 3

7 The closed loop input and output resistances are given by in(cl) = in (1 + BA ol ) o(cl) = = ( ) = GΩ 23 = o (1 + BA ol ) 75 = mω (d) For A 1(ol) = , A 1(cl) = For A 2(ol) = , A 1(cl) = = % change in A ol is ( ) A2(ol) A 1(ol) A ol = 100 = A 1(ol) ( % change in A cl is ( ) A2(cl) A 1(cl) A cl = 100 = A 1(cl) ) 100 = 150% 100 = % We can see that a 150% increase in A ol results in only % increase in A cl, i.e. A cl is a stable parameter. (e) From bandwidth limitation, the upper frequency limit is f c(cl) = f T A cl = = khz From slew rate limitation, the upper frequency limit is f = = S 2πV o(p) = khz 2π(22.997)(0.1) We see that in this case, the slew rate sets the upper limit. Hence the maximum frequency of 0.1V peak sine wave that can be amplified without distortion is f max = khz. Problem Set #01 page 4

8 Q2 Complete Solution The given circuit is v in The given data is A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, L = 10 kω. (c) For buffer amplifier, the closed loop gain is given by B = 1 A cl = A ol 1 + A ol B = ( )(1) = The closed loop input and output resistances are given by in(cl) = in (1 + BA ol ) o(cl) = = 2 6 [1 + ( )(1)] = 400 GΩ = o (1 + BA ol ) 75 [1 + ( = mω )(1)] Note: Compare these values with the answers in Q1(c) and Q3(c). We can see that buffer amplifier has highest input resistance and lowest output resistance of the three op-amp configurations. (e) For buffer amplifier, from bandwidth limitation, the upper frequency limit is f c(cl) = f T A cl = = 1 MHz From slew rate limitation, the upper frequency limit is f S = = S 2πV o(p) = khz 2π(22.997)(0.1) We see that in this case, the slew rate sets the upper limit. Hence the maximum frequency of 0.1V peak sine wave that can be passed without distortion is f max = khz. Problem Set #01 page 5

9 Q3 Complete Solution The given circuit is 2 v in 1 c L The given data is A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 1 kω, 2 = 100 kω, L = 10 kω. (a) A ol 2 A cl = A ol 1 A cl = 2 1 (when A ol ) A cl = A ol 1 + A ol B (where feedback ratio B = 1 2 ) See Lecture 04 for complete derivation steps. (b) The optimum value of bias-current compensating resistor is (c) c = 1 2 = 1k 100k = Ω The closed loop gain is given by B = 1 = 2 1k 100k = A cl = A ol 1 + A ol B = = The closed loop input and output resistances are given by in(cl) = 1 = 1 kω o(cl) = = o (1 + BA ol ) 75 = mω Problem Set #01 page 6

10 (d) For A 1(ol) = , A 1(cl) = For A 2(ol) = , A 1(cl) = = % change in A ol is ( ) A2(ol) A 1(ol) A ol = 100 = A 1(ol) ( % change in A cl is ( ) A2(cl) A 1(cl) A cl = 100 = A 1(cl) ) 100 = 150% 100 = 0.03% We can see that a 150% increase in A ol results in only 0.03% increase in A cl, i.e. A cl is a stable parameter. (e) From bandwidth limitation, the upper frequency limit is f c(cl) = f T A cl = = khz From slew rate limitation, the upper frequency limit is f = = S 2πV o(p) = 7.96 khz 2π( )(0.1) We see that in this case, the slew rate sets the upper limit. Hence the maximum frequency of 0.1V peak sine wave that can be amplified without distortion is f max = 7.96 khz. Note: Compare these values with the answers in Q1(e). We see that higher the closed loop gain, more strict the frequency limitations. Problem Set #01 page 7

11 Q4 Partial Solution The given circuit is 2 v 1 1 v L (a) v + = v 2 2 v = v v in = (v + ) (v ) = A ol v in The output voltage is (b) = A ol A ol 1 (v 2 v 1 ) = 2 1 (v 2 v 1 ) (when A ol ) = 0.5(v 2 v 1 ). L = 10 kω (assume) 1 = 10 kω (assume). 2 = 5 kω (calculate from output voltage formula). Problem Set #01 page 8

12 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #02 Differential Amplifiers Consider the circuit shown in Figure 1. Assume C = 2.2 kω, E = 4.7 kω, +V CC = 10 V, V EE = 10 V, β = 100, V BE = 0.7 V, V T = 26 mv. (a) Derive an expression for differential voltage gain A d of the amplifier. (b) Determine the Q-point. (c) What is the maximum peak to peak output voltage without clipping. (d) Find the values of differential voltage gain, input resistance and output resistance. (e) Determine the output voltage (t) if v in1 = sin(2π1000t) and v in2 = sin(2π1000t). +V CC C - + C v o1 v o2 v in1 v in2 E -V EE Q2 Figure 1: The circuit for Question 1. Consider the circuit shown in Figure 1. Assume C = 1.5 kω, E = 4.7 kω, +V CC = 15 V, V EE = 15 V, β = 100, V BE = 0.7 V, V T = 26 mv. (a) Derive an expression for differential voltage gain A d of the amplifier. (b) Determine the Q-point. (c) What is the maximum peak to peak output voltage without clipping. (d) Find the values of differential voltage gain, input resistance and output resistance. (e) Determine the output voltage (t) if v in1 = sin(2π1000t) and v in2 = sin(2π1000t). Problem Set #02 page 1

13 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Complete Solution The given circuit is ENGN 3227 Analogue Electronics Problem Set #02 Solution +V CC C - + C v o1 v o2 v in1 v in2 E -V EE The given data is Assume C = 2.2 kω, E = 4.7 kω, +V CC = 10 V, V EE = 10 V, β = 100, V BE = 0.7 V, V T = 26 mv. (a) A d = C r e See Lecture 05 for complete derivation steps. (b) The find the Q-point, we have to determine values of I CQ and V CEQ. I CQ = I E = V EE V BE 2 E = 2(4.7k) = ma V CEQ = V CC +V BE C I CQ = (2.2k)(0.989m) = 8.52 V Hence the Q-point is (0.989 ma, 8.52 V). Problem Set #02 page 2

14 (c) Each BJT can swing to a maximum collector voltage of +V CC at cutoff and a minimum voltage of approximately 0 V (dc level of the bases) at saturation. The output voltage is the difference of the two collector voltages and the collector voltages moves in the opposite direction by an equal amount. The voltage drop across each collector resistor is V C = C I C = (2.2k)(0.989m) = 2.17 V < V CE This means that the maximum change in voltage across each collector resistor is ±(2.17) V or 4.35 V peak to peak. The maximum peak-to-peak output voltage without clipping is (2)(4.35) = 8.7 V. See PSPICE: P02_Q01.sch. (d) The differential voltage gain is r e = V T I CQ 26m = 0.989m = Ω A d = C r e = 2.2k = The input and output resistances are (e) in1 = in2 = 2(β + 1)r e = 2(101)(26.29) = 5.31 kω o1 = o2 = C = 2.2 kω The output voltage is v in1 (t) = sin(2π1000t) v in2 (t) = sin(2π1000t) (t) = A d (v in1 v in2 ) = 83.68( sin(2π1000t)) = sin(2π1000t) Note: (i) The output is in phase with the differential input voltage. (ii) no clipping will take place. Problem Set #02 page 3

15 Q2 Partial Solution The given circuit is +V CC C - + C v o1 v o2 v in1 v in2 E -V EE The given data is Assume C = 1.5 kω, E = 4.7 kω, +V CC = 15 V, V EE = 15 V, β = 100, V BE = 0.7 V, V T = 26 mv. (a) See Lecture 05 for complete derivation steps. (b) (c) I CQ = 1.52 ma V CEQ = V Each BJT can swing to a maximum collector voltage of +V CC at cutoff and a minimum voltage of approximately 0 V (dc level of the bases) at saturation. The output voltage is the difference of the two collector voltages and the collector voltages moves in the opposite direction by an equal amount. The voltage drop across each collector resistor is V C = C I C = (1.5k)(1.52m) = 2.28 V < V CE This means that the maximum change in voltage across each collector resistor is ±(2.28) V or 4.56 V peak to peak. The maximum peak-to-peak output voltage without clipping is (2)(4.56) = 9.12 V. Verify using PSPICE. Problem Set #02 page 4

16 (d) r e = 17.1 Ω A d = in1 = in2 = 3.45 kω o1 = o2 = 1.5 kω (e) (t) = 0.877sin(2π1000t) Problem Set #02 page 5

17 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #03 Comparators Consider the circuit shown in Figure 1. Assume 1 = 50 kω, 2 = 50 kω, +V CC = 5 V, V EE = 5 V, V out(max) = power supply voltage. (a) Derive expressions for upper and lower trigger points of the comparator. (b) Sketch the output if v in = 5sin(2π1000t). v in 1 2 Figure 1: The circuit for Question 2. Q2 Consider the circuit shown in Figure 2. Assume 1 = 50 kω, 2 = 50 kω, 3 = 100 kω, +V CC = 10 V, V EE = 10 V, V re f = 5 V, V out(max) = power supply voltage. (a) Derive expressions for upper and lower trigger points of the comparator. (b) Sketch the output if v in = 5sin(2π1000t). v in V ref Figure 2: The circuit for Question 3. Problem Set #03 page 1

18 Q3 Consider the circuit shown in Figure 3. Assume 1 = 50 kω, 2 = 50 kω, +V CC = 15 V, V EE = 15 V, V Z = 4.7 V, V D = 0.7 V. (a) Find the bounded maximum output voltages. (b) Find values of upper and lower trigger points of the comparator. (c) Sketch the output if v in = 6sin(2π1000t). Z 1 Z 2 c v in 1 2 Figure 3: The circuit for Question 3. Q4 Consider the circuit shown in Figure 3. Assume 1 = 10 kω, 2 = 47 kω, +V CC = 15 V, V EE = 15 V, V Z = 4.7 V, V D = 0.7 V. (a) Find the bounded maximum output voltages. (b) Find values of upper and lower trigger points of the comparator. (c) Sketch the output if v in = 3sin(2π1000t). Problem Set #03 page 2

19 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Partial Solution ENGN 3227 Analogue Electronics Problem Set #03 Solution The given circuit data is 1 = 50 kω, 2 = 50 kω, +V CC = 5 V, V EE = 5 V, V out(max) = power supply voltage. v in 1 2 (a) V UT P = V out(max) V LT P = V out(max) See Lecture 06 for complete derivation steps. (b) V UT P = 2.5 V V LT P = 2.5 V Problem Set #03 page 3

20 The sketch of output voltage is shown below: 6 4 Input Output 2 Voltage (V) Time (s) x 10 3 Figure 4: Comparator output voltage (t). Note: the trigger points where output changes state are highlighted by a black dot. SEE MATLAB: L06_Example03.m and PSPICE:L06_Example03.sch. Problem Set #03 page 4

21 Q2 Solution The given circuit data is 1 = 50 kω, 2 = 50 kω, 3 = 100 kω, +V CC = 10 V, V EE = 10 V, V re f = 5 V, V out(max) = power supply voltage. v in V ref (a) V UT P = 2 V re f + 3 V out(max) V LT P = 2 V re f 3 V out(max) where = (b) = 20 kω V UT P = 4 V V LT P = 0 V The sketch of output voltage is shown below: 10 Input Output 5 Voltage (V) Time (s) x 10 3 Figure 5: Comparator output voltage (t). Verify using PSPICE P03_Q02.sch. Problem Set #03 page 5

22 Q3 Partial Solution The given circuit data is 1 = 50 kω, 2 = 50 kω, +V CC = 15 V, V EE = 15 V, V Z = 4.3 V, V D = 0.7 V. Z 1 Z 2 c v in 1 2 (a) The circuit is a double-bounded Schmitt Trigger. One zener is always forward biased when the other one is in breakdown. We have V out = v ± 5 (V Z +V D = = 5) v = v + (summing point constraint due to feedback arrangement) V out = v + ± 5 (1) Apply KCL to non-inverting pin, v + V out 2 + v = 0 Substituting in (1) v + = v + = V out 2 V out ( ) (2) ( V out = V out 2 ± 5 ) V out = ±5 Hence V out(max) = ±10 V. (b) The trigger points are V UT P = V out = ±5 0.5 = ±10 V V out(max) = 5 V V LT P = V out(max) = 5 V Problem Set #03 page 6

23 (c) The sketch of output voltage is shown below: 10 Input Output 5 Voltage (V) Time (s) x 10 3 Figure 6: Output voltage (t). Problem Set #03 page 7

24 Q4 Solution The given circuit data is 1 = 10 kω, 2 = 47 kω, +V CC = 15 V, V EE = 15 V, V Z = 4.7 V, V D = 0.7 V. Z 1 Z 2 c v in 1 2 V out(max) = ±6.55 V V UT P = 1.15 V V LT P = 1.15 V The sketch of output voltage is shown below: Input Output Voltage (V) Time (s) x 10 3 Figure 7: Output voltage (t). Problem Set #03 page 8

25 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #04 Digital to Analogue Converters Consider the DAC circuit shown in Figure 1. Assume F = 10 kω, = 5 kω, +V CC = 15 V, V EE = 15 V, V H = 5 V, V L = 0 V. (a) Determine the resolution of the DAC. (b) Determine the full scale output voltage of the DAC. (c) Determine the output voltage if binary code (0101) 2 is applied at the input. (d) Determine the output voltage if binary code (1001) 2 is applied at the input. D0 D1 D2 D F Figure 1: The circuit for Question 1. Q2 Consider the circuit shown in Figure 2. Assume = 10 kω, +V CC = 18 V, V EE = 18 V. Determine the output voltage. +5V +10V F =2 2 Figure 2: The circuit for Question 2. Problem Set #04 page 1

26 Q3 Consider the circuit shown in Figure 3. Assume = 10 kω, +V CC = 18 V, V EE = 18 V. Determine the output voltage. +5V -5V F =2 2 Figure 3: The circuit for Question 3. Q4 Consider the DAC circuit shown in Figure 4. Assume = 10 kω, +V CC = 15 V, V EE = 15 V, V H = 5 V, V L = 0 V. (a) Determine the resolution of the DAC. (b) Determine the full scale output voltage of the DAC. (c) Using the DAC equation, determine the output voltage if binary code (0101) 2 is applied at the input. (d) Using the DAC equation, determine the output voltage if binary code (1001) 2 is applied at the input. D0 D1 D2 D F =2 2 Figure 4: The circuit for Question 4. Problem Set #04 page 2

27 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Complete Solution ENGN 3227 Analogue Electronics Problem Set #04 Solution The given circuit data is F = 5 kω, = 10 kω, +V CC = 15 V, V EE = 15 V, V H = 5 V, V L = 0 V. D0 D1 D2 D F (a) To find the DAC resolution, we find the output voltage when input binary code is i.e. D0 = 5V and D1 = D2 = D3 = 0V. The equivalent circuit for this case is +5V 8 F 4 2 Writing KCL equation, v v + i F = k + 0 5k = 0 = V Hence the resolution = V/LSB. Problem Set #04 page 3

28 (b) To find the full scale output voltage of the DAC, we find the output voltage when input binary code is i.e. D0 = D1 = D2 = D3 = 5V. The equivalent circuit for this case is +5V +5V +5V +5V F Writing KCL equation, v v v v 5 + v + i F = k k k k + 0 5k = 0 = V Hence V o(fs) = V. Note: For DACs, once resolution is known, V o(fs) can also be found using resolution = V o(fs) 2 n 1. (c) Using the DAC equation (0101) 2 = 5 10 = D = resolution D = ( )(5) = V (d) Using the DAC equation (1001) 2 = 9 10 = D = resolution D = ( )(9) = V Modify PSPICE: L07_Example02.sch to check answer. Problem Set #04 page 4

29 Q2 Complete Solution The given circuit data is Assume = 10 kω, +V CC = 18 V, V EE = 18 V. The equivalent circuit is +10V 2 F =2 +5V V T H The equivalent circuit for determining Thevenin equivalent voltage is +5V 2 2 V x V y V TH 2 2 Writing KCL equations, we have V x V x 0 2 V y 0 2 Simplifying, + V y V x V T H V x V y + V y V T H + V T H V y = 0 = 0 = 0 4V x 2V y = 5 2V x + 5V y 2V T H = 0 2V y + 3V T H = 0 Converting to standard matrix form, V x V y V T H = Problem Set #04 page 5

30 Using Cramer s rule, = = (4) ( 2) (0) = V T H = = = V T H The equivalent circuit for determining Thevenin equivalent resistance TH 2 Combining the resistances starting from far end (i.e. series and parallel combinations respectively) and moving back towards the Thevenin terminals, T H = Overall Equivalent Circuit The overall equivalent circuit for determining is +10V 2 F =2 V TH TH v Using KCL, v V T H T H + + v 10 + v + i 2 2 = 0 = V SEE PSPICE: P04_Q02.sch. Problem Set #04 page 6

31 Q3 Partial Solution The given circuit data is Assume = 10 kω, +V CC = 18 V, V EE = 18 V. +5V -5V F =2 2 The resistors at the far end (left of +5V) can be combined to get eq = (2 2) + = 2 The equivalent circuit is +5V -5V F =2 eq =2 V T H +5V 2 V x V TH eq =2 2-5V V x V x 0 2 V T H ( 5) 2 + V x V T H + V T H V x = 0 = 0 Problem Set #04 page 7

32 [ ][ Vx V T H ] [ 5 = 5 ] = V T H = = 16 = = V T H 2 eq =2 2 TH T H = Overall Equivalent Circuit F =2 V TH TH v 2 = 1.25 V SEE PSPICE: P04_Q03.sch. Problem Set #04 page 8

33 Q4 Solution The given circuit data = 10 kω, +V CC = 15 V, V EE = 15 V, V H = 5 V, V L = 0 V. D0 D1 D2 D F =2 2 (a) resolution = V/LSB. See Lecture 07 for complete derivation steps. (b) Using the DAC equation n = 4 resolution = V o(fs) 2 n 1 V o(fs) = ( 0.625)(2 4 1) = V (c) Using the DAC equation (0101) 2 = 5 10 = D = resolution D = ( 0.625)(5) = V (d) Using the DAC equation (1001) 2 = 9 10 = D = resolution D = ( 0.625)(9) = V Problem Set #04 page 9

34 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #05 Op-Amp Frequency esponse (a) Derive an expression for the op-amp open loop transfer function A ol ( f ). (b) Derive an expression for the op-amp closed loop transfer function A cl ( f ). Q2 Consider the circuit shown in Figure 1. Assume A ol(mid) = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 10 kω, 2 = 220 kω, L = 10 kω. (The data is same as in ProblemSet01: Q1) (a) Find the closed loop transfer function A cl ( f ) (b) Find the closed loop cut-off frequency f c(cl). (c) Find A cl ( f ) for f = 0,10,100,1k,30k, f c(cl), f T respectively. (d) Find output voltage (t) if v in (t) = 0.1sin(2π30000t). c v in 1 2 L Figure 1: The circuit for Question 2. Q3 Consider the circuit shown in Figure 2. Assume A ol(mid) = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 1 kω, 2 = 100 kω, L = 10 kω. (The data is same as in ProblemSet01: Q2) (a) Find the closed loop transfer function A cl ( f ) (b) Find the closed loop cut-off frequency f c(cl). (c) Find A cl ( f ) for f = 0,10,100,1k, f c(cl), f T respectively. (d) Find output voltage (t) if v in (t) = 0.1sin(2π1000t). 2 v in 1 c L Figure 2: The circuit for Question 3. Problem Set #05 page 1

35 Q4 Consider the circuit shown in Figure 3. Assume A ol(mid) = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs. (a) Find the overall closed loop transfer function for the cascaded op-amps. (b) Find output voltage if v in = 0.1sin(2π10000t + 30 ). 4 =2 kω v in 1=1 kω 2 =4 kω 1 v in2 3=1 kω Figure 3: The circuit for Question 4. Problem Set #05 page 2

36 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Solution (a) ENGN 3227 Analogue Electronics Problem Set #05 Solution A ol ( f ) = A ol(mid) 1 + j f f c(ol) See Lecture 09 for complete derivation steps. (b) A cl ( f ) = A ol(mid) 1 + BA ol(mid) + j f f c(ol) See Lecture 09 for complete derivation steps. Problem Set #05 page 3

37 Q2 Complete Solution The given circuit data is A ol(mid) = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 10 kω, 2 = 220 kω, L = 10 kω. c v in 1 2 L (a) The feedback ratio is B = = k 10k + 220k = 1 23 The open loop cut-off frequency is f c(ol) = f T A ol 10 6 = = 5 Hz The closed loop transfer function is A cl ( f ) = = = A ol(mid) 1 + BA ol(mid) + j f f c(ol) 1 + ( )( 23 1 ) + j f j0.2 f The above equation shows how closed loop gain varies with frequency. At f = 0 Hz (i.e. DC), we have A cl (0) = A ol(mid) 1 + BA ol(mid) + j 0 f c(ol) = A ol(mid) 1 + BA ol(mid) = = Compare with ProblemSet01: Q1. Problem Set #05 page 4

38 (b) The closed loop cut-off frequency can be calculated in two ways. Using unity gain relationship and A cl (0), we have f c(cl) = f T A cl = = khz Using the open loop cut-off frequency result, we have f c(cl) = f c(ol) (1 + BA ol(mid) ) = (5)( ) = khz 23 Compare with ProblemSet01: Q1. (c) A cl ( f ) = j0.2 f A cl (0) = = = A cl (10) = = j = j2 A cl (100) = = j0.053 = j20 A cl (1k) = = j0.53 = j200 A cl ( f c(cl) ) = = 11.5 j11.5 = j A cl ( f T ) = = j = j2 105 We can see that at closed loop cut-off frequency, A cl ( f c(cl) ) = = A cl(0) 2. Also at unity gain frequency, A cl ( f T ) = (which follows from definition of unity gain frequency). See MATLAB: P05_Q01.m Problem Set #05 page 5

39 (d) Given that v in (t) = 0.1sin(2π30000t) f = 30 khz Converting to phasors, we have, V in = = 0.1 Using definition of closed loop transfer function A cl ( f ) = V out V in Substituting values V out = (A cl (30000))(0.1 0 ) = (0.1)(15.58 j10.75) = j1.075 = Converting back to time domain, (t) = 1.893sin(2π1000t 34.6 ) This is the equation of the output voltage waveform. See PSPICE: P05_Q02.sch In PSPICE, add trace 1.893*SIN(2*3.14*30000*TIME-34.6*3.14/180) to compare simulation and predicted result. Problem Set #05 page 6

40 Q3 Solution The given circuit data is A ol(mid) = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs, 1 = 1 kω, 2 = 100 kω, L = 10 kω. 2 v in 1 c L (a) B = 1 2 = f c(ol) = f T A ol = 5 Hz A cl ( f ) = A ol(mid) 1 + BA ol(mid) + j = f f c(ol) j0.2 f (b) f T f c(cl) = = khz A cl (0) f c(cl) = f c(ol) (1 + BA ol(mid) ) = khz (c) A cl (0) = A cl (10) = A cl (100) = A cl (1k) = A cl ( f c(cl) ) = A cl ( f T ) = = j2 = (99.95 j0.099) = ( ) j20 = (99.94 j0.998) = ( ) j200 = (98.96 j9.98) = ( ) j2001 = ( j49.975) = ( ) j = (0.01 j0.999) = ( ) (d) v in (t) = 0.1sin(2π1000t) (t) = 9.945sin(2π1000t 5.71 ) See PSPICE: P05_Q03.sch In PSPICE, add trace *SIN(2*3.14*1000*TIME-5.71*3.14/180) to compare simulation and predicted result. Problem Set #05 page 7

41 Q4 Partial Solution The given circuit is 4 =2 kω v in 1=1 kω 2 =4 kω 1 v in2 3=1 kω (a) This is a cascaded two-stage op-amp circuit. For 1st op-amp, B = = 1 5 f c1(ol) = f T A ol = 5 Hz A cl1 ( f ) = For 2nd op-amp, B = 3 4 = 1 2 A ol(mid) 1 + BA ol(mid) + j f c2(ol) = f T A ol = 5 Hz A cl2 ( f ) = A ol(mid) 1 + BA ol(mid) + j = f f c1(ol) = f f c2(ol) j0.2 f j0.2 f The overall closed loop transfer function is the product of the two individual closed loop transfer functions. (b) A cl ( f ) = A cl1 ( f )A cl2 ( f ) A cl ( f ) = ( f 2 ) + j14002 f A cl (10k) = The output voltage is f = 10 khz j = (10 2 ) v in (t) = 0.1sin(2π10000t + 30 ) (t) = sin(2π10000t + 28 ) See PSPICE: P05_Q04.sch Problem Set #05 page 8

42 Appendix A: Useful Formulas Notation V = a + jb (rectangular form) (1) V = V θ ((polar form) (2) V = a 2 + b 2 (3) ( ) b θ = tan 1 ± 180 (4) a Note: arctangent function is multivalued so an adjustment is needed obtain correct value of θ. Scientific calculators can, however, convert complex numbers from polar to rectangular and vice versa in single operation and give correct value of θ automatically. Practice with your scientific calculator to become proficient in using complex, Pol and ec modes. Complex Conjugate V = a jb (5) i.e the conjugate of the complex number is formed by reversing the sign of the imaginary part. In polar form V = V θ. Multiplication by Complex Conjugate V V = (a + jb)(a jb) = a 2 jab + jab j 2 b 2 = a 2 + b 2 (6) Multiplication in Polar form If V 1 = V 1 θ 1 and V 2 = V 2 θ 2 V 1 V 2 = ( V 1 θ 1)( V 2 θ 2) = ( V 1 V 2 ) (θ 1 + θ 2 ) (7) i.e to multiply numbers in polar form, we multiply the magnitudes and add the angles. Division in Polar form If V 1 = V 1 θ 1 and V 2 = V 2 θ 2 V 1 = V 1 θ 1 V 2 = V 1 V 2 θ 2 V 2 (θ 1 θ 2 ) (8) i.e to divide numbers in polar form, we divide the magnitudes and subtract the angles. Useful Identities j = 1 (9) 1 j = j (10) j 2 = 1 (11) Problem Set #05 page 9

43 Appendix B: Complex Number Calculation Examples Addition and Substraction V 1 = 8 + j16 V 2 = 12 j3 V 1 + V 2 = 20 + j13 (using rectangular form) V 1 V 2 = 4 + j19 (using rectangular form) Note: If numbers to be added or subtracted are given in polar form, they must be first converted to rectangular form. Multiplication V 1 = 8 + j10 V 2 = 5 j4 V 1 V 2 = 40 j32 + j = 80 + j18 (using rectangular form) V 1 = 8 + j10 = V 2 = 5 j4 = V 1 V 2 = ( )( ) = = 80 + j18 (using polar form) Division V 1 = 6 + j3 V 2 = 3 j V 1 V 2 = 6 + j3 3 j = 6 + j3 3 + j (multiply and divide by conjugate of denominator) 3 j 3 + j 18 + j6 + j9 3 = = j1.5 (using rectangular form) V 1 = 6 + j3 = V 2 = 3 j = V 1 V 2 = = = j1.5 (using polar form) Problem Set #05 page 10

44 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #06 Active Filters Consider the circuit shown in Figure 1. Assume 1 = 1 kω, 2 = 2 kω, C 1 = 1 µf. (a) Find the s-domain transfer function of the circuit in standard form. (b) Write the set of MATLAB commands (4 lines expected) to obtain the Bode plot. v in (t) C 1 (t) 2 1 Figure 1: The circuit for Question 1. Q2 Consider the circuit shown in Figure 2. Assume 1 = 1 kω, C 1 = 1 µf, C 2 = 10 µf. (a) Find the s-domain transfer function of the circuit in standard form. (b) Write the set of MATLAB commands (4 lines expected) to obtain the Bode plot. v in (t) (t) C 2 1 C 1 Figure 2: The circuit for Question 2. Problem Set #06 page 1

45 Q3 Consider the Sallen-Key low-pass filter circuit shown in Figure 3. Find the s-domain transfer function of the circuit in standard form. C 1 v in (t) 1 v x 2 v + (t) C 2 v F A Figure 3: The circuit for Question 3. Q4 Consider the Sallen-Key high-pass filter circuit shown in Figure 4. Find the s-domain transfer function of the circuit in standard form. 1 v in (t) C 1 C 2 v x v + 2 (t) F v A Figure 4: The circuit for Question 4. Problem Set #06 page 2

46 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Complete Solution ENGN 3227 Analogue Electronics Problem Set #06 Solution The given circuit data is 1 = 1 kω, 2 = 2 kω, C 1 = 1 µf. e-drawing the circuit in s-domain, we have V in (s) 1/sC 1 V out (s) 2 1 (a) Applying KCL at -ve pin, Solving V (s) V (s) V out (s) 1 + V (s) V out (s) 1 = 0 sc 1 V out (s) V (s) = sc sc From circuit, V in (s) = V + (s). Applying op-amp assumption, V + (s) = V (s). Hence V out (s) V in (s) = sc sc Converting to standard form (a) V out (s) V in (s) = s + 1 C 1 ( ) s C 1 Substituting the values, the transfer function is H(s) = s s Problem Set #06 page 3

47 The MATLAB commands are: >> num=[1 1500]; >> den=[1 1000]; >> H=tf(num,den); >> bode(h); From the shape of the magnitude bode plot, the given circuit provides 3.5 db gain to low frequencies and allows high frequencies to pass unchanged (0dB gain). Q2 Partial Solution The given circuit data is 1 = 1 kω, C 1 = 1 µf, C 2 = 10 µf. The given circuit is v in (t) (t) C 2 1 C 1 (a) In standard form H(s) = 1 1 C 2 s C 1 (b) H(s) = 100 s The MATLAB commands are: >> num=[100]; >> den=[1 1000]; >> H=tf(num,den); >> bode(h); From the shape of the magnitude bode plot, the given circuit is a low-pass filter with roll-off -20 db/decade. Problem Set #06 page 4

48 Q3 Partial Solution e-drawing the circuit in s-domain, we have 1/sC 1 V in (s) 1 V x (s) 2 V + (s) V out (s) 1/sC 2 V (s) F A Let G = 1 + F A = A + F A Step 1: Apply KCL at -ve pin V (s) V out (s) F + V (s) 0 A = 0 Solving, we have V (s) = A A + F V out (s) = V out(s) G Applying op-amp assumption, V + (s) = V (s). Hence V + (s) = V out(s) G Step 2: Apply KCL at +ve pin V + (s) V x (s) + V +(s) 0 = sc 2 Substituting the value V + (s) = V out(s) G V x (s) = (sc ) V out(s) G Step 3: Apply KCL at node x V x (s) V + (s) 2 V x (s) V out(s) G 2 + V x(s) V out (s) 1 sc 1 + V x(s) V out (s) 1 sc 1 and solving, we get + V x(s) V in(s) 1 = 0 + V x(s) V in(s) 1 = 0 Problem Set #06 page 5

49 Simplifying, we have ( sc ) V x (s) = 1 1 V in (s) + sc 1 V out (s) + 1 G 2 V out (s) (sc )V x (s) = 2 V in (s) + sc V out (s) + 1 G V out(s) (sc )(sc ) V out(s) G = 2 V in (s) + sc V out (s) + 1 G V out(s) (sc )(sc )V out (s) = G 2 V in (s) + sgc V out (s) + 1 V out (s) (sc )(sc )V out (s) sgc V out (s) 1 V out (s) = G 2 V in (s) (sc 1 C sc sc sc )V out (s) sgc V out (s) 1 V out (s) = G 2 V in (s) Hence V out (s) V in (s) = = (s 2 C 1 C sc (1 G) + sc sc )V out (s) = G 2 V in (s) (s 2 C 1 C sc 1 1 (1 G) + sc sc )V out (s) = GV in (s) G s 2 C 1 C sc 1 1 (1 G) + sc sc G s 2 C 1 C [C 1 1 (1 G) +C 2 1 +C 2 2 ]s + 1 Step 4: Convert transfer function to standard form. Dividing numerator and denominator by C 1 C Hence Q4 V out (s) V in (s) Solution H(s) = = The given circuit is G 1 C 1 C [ ] s G C C C s + C 1 C G 1 C 1 C [ ] s G C C C s + C 1 C v in (t) C 1 C 2 v x v + 2 (t) F v A H(s) = Gs [ 2 ] s G C C C s + C 1 C Problem Set #06 page 6

50 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #07 Filter Design Consider the Sallen-Key biquad circuit shown in Figure 1. (a) Design a second-order (n = 2) Butterworth lowpass filter, with cut-off frequency f c = 4 khz using this circuit. (b) Write the set of MATLAB commands (6 lines expected) to obtain the Magnitude Bode plot vs. frequency for the filter. (c) Design a second-order (n = 2) Butterworth highpass filter, with cut-off frequency f c = 4 khz. C 1 v in (t) 1 v x 2 v + (t) C 2 v F A Figure 1: The circuit for Question 1. Q2 Design a fourth-order (n = 4) Butterworth lowpass filter, with cut-off frequency f c = 4 khz, using Sallen-Key biquads. Q3 Consider the Sallen-Key biquad circuit shown in Figure 1. (a) Design a second-order (n = 2) Bessel lowpass filter, with cut-off frequency f c = 4 khz using this circuit. (b) Write the set of MATLAB commands (6 lines expected) to obtain the Phase (in degrees) plot vs. frequency for the filter. Problem Set #07 page 1

51 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Complete Solution (a) ENGN 3227 Analogue Electronics Problem Set #07 Solution The given design specifications are: n = 2, Butterworth filter, f c = 4 khz. C 1 v in (t) 1 v x 2 v + (t) C 2 v F A The Sallen-Key lowpass filter transfer function in standard form is H(s) = G 1 C 1 C [ ] s G C C C s + C 1 C where G = 1 + F A = A + F A Assuming C 1 = C 2 = C and 1 = 2 =, we have H(s) = G 1 2 C 2 s 2 + [ 3 G C ] s C 2 The n = 2 lowpass Butterworth transfer function in standard form is H(s) = K s 2 + 2ω c s + ω 2 c Comparing the constant term in the denominators, we have ω 2 1 c = 2 C 2 ω c = 1 C 1 f c = 2πC Problem Set #07 page 2

52 Comparing the coefficient of s terms in the denominators, we have Design 2ωc = 3 G C 1 2 C = 3 G C G = F A = 3 2 F A = 2 2 = Let C = 0.01 µf. Then f c = 1 2πC = 1 2πC f c = 1 2π( )( ) = Ω = 3.9 kω (nearest standard value) Let A = 3.9 kω. Then F A = F = kω = 2.2 kω (nearest standard value) The filter implementation is C 1 =0.01µF v in (t) 1 =3.9kΩ 2 =3.9kΩ C 2 =0.01µF (t) F =2.2kΩ A =3.9kΩ See PSPICE: P07_Q01.sch Problem Set #07 page 3

53 (b) Substituting the component values, H(s) = s s The MATLAB commands to generate Bode magnitude plot vs. frequency are: >> num=[ ]; >> den=[ ]; >> [h,w] = freqs(num,den); >> f = w/(2*pi); >> mag = 20*log10(abs(h)); >> semilogx(f,mag); See also Matlab: P07_Q01.m (c) The position of s and Cs can be reversed in the lowpass biquad to create highpass biquad. Thus a second-order (n = 2) Butterworth highpass filter, with cut-off frequency f c = 4 khz using Sallen-Key biquad is 1 =3.9kΩ v in (t) C 1 =0.01µF C 2 =0.01µF 2 =3.9kΩ (t) F =2.2kΩ A =3.9kΩ See PSPICE: P07_Q01_hp.sch Problem Set #07 page 4

54 Q2 Partial Solution The n = 4 lowpass Butterworth transfer function in standard form is H(s) = = K s ω c s ω 2 cs ω 3 cs + ω 4 c ( )( ) K 1 K 2 s ω c s + ω 2 c s ω c s + ω 2 c Thus two lowpass Sallen-Key biquads are required. 1st Stage Design H 1 (s) = K 1 s ω c s + ω 2 c Assuming C 1 = C 2 = C and 1 = 2 =, H(s) = G 1 2 C 2 s 2 + [ 3 G C ] s C 2 Comparing the constant term in the denominators, we have ω 2 1 c = 2 C 2 ω c = 1 C 1 f c = 2πC Comparing the coefficient of s terms in the denominators, we have 1.848ω c = 3 G C G = F A = Let C = 0.01 µf. Then = 1 2πC f c = Ω = 3.9 kω (nearest standard value) Let A = 10 kω. Then F = 1.52 kω = 1.5 kω (nearest standard value) Problem Set #07 page 5

55 2nd Stage Design H 1 (s) = K 2 s ω c s + ω 2 c Comparing the coefficient of s terms in the denominators, we have 0.765ω c = 3 G C G = F A = C = 0.01 µf = 3.9 kω (nearest standard value) A = 22 kω F = 27 kω (nearest standard value) The filter implementation is C 1 =0.01µF C 1 =0.01µF v in (t) 1=3.9kΩ 2=3.9kΩ C 2 =0.01µF F =1.5kΩ 1=3.9kΩ 2=3.9kΩ C 2 =0.01µF (t) F =27kΩ A =10kΩ A =22kΩ Simulate in PSPICE to verify. Write the set of Matlab commands to obtain Magnitude Bode plot of filter. SEE ALSO HLAB2: FIG25-2 Problem Set #07 page 6

56 Q3 Partial Solution (a) n = 2, Bessel filter, f c = 4 khz. Assuming C 1 = C 2 = C and 1 = 2 =, the Sallen-Key lowpass filter transfer function in standard form is H(s) = G 1 2 C 2 ] s C 2 s 2 + [ 3 G C The n = 2 lowpass Bessel transfer function in standard form is H(s) = K s 2 + 3ω c s + 3ω 2 c Comparing the constant term in the denominators, we have 3ω 2 c = 1 2 C 2 ω c = 1 3C f c = 1 2π 3C Comparing the coefficient of s terms in the denominators, we have 3ω c = 3 G C G = 3 3 F A = The filter implementation is C 1 =0.01µF v in (t) 1 =3.9kΩ 2 =3.9kΩ C 2 =0.01µF (t) F =1kΩ A =3.9kΩ Compare with Butterworth implementation in Q1. (b) >> num=[ ]; >> den=[ ]; >> [h,w] = freqs(num,den); >> f = w/(2*pi); >> phase = angle(h)*180/pi; >> semilogx(f,phase); See also Matlab: P07_Q03.m Problem Set #07 page 7

57 Appendix Table 1: Butterworth Polynomials n Transfer Function H(s) Factored Form K 1 s + ω c K 2 s 2 + 2ω c s + ω 2 c ( )( ) K K1 K 2 3 s 3 + 2ω c s 2 + 2ω 2 cs + ω 3 c ( s + ω c s 2 + ω c s + )( ω 2 c ) K K 1 K 2 4 s ω c s ω 2 cs ω 3 cs + ω 4 c s ω c s + ω 2 c s ω c s + ω 2 c n Table 2: Chebyshev Polynomials Transfer Function H(s) K s ω c K s ω c s ω 2 c K s ω c s ω 2 cs ω 3 c K s ω c s ω 2 cs ω 3 cs ω 4 c n Table 3: Bessel Polynomials Transfer Function H(s) K s + ω c K s 2 + 3ω c s + 3ω 2 c K s 3 + 6ω c s ω 2 cs + 15ω 3 c K s ω c s ω 2 cs ω 3 cs + 105ω 4 c The above tables can be obtained using Matlab butter, cheby1 and besself commands. See also Matlab: L11_Example01.m Problem Set #07 page 8

58 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set # Timer Consider the 555 astable circuit shown in Figure 1. Assume 1 = 10 kω, 2 = 5 kω, C = 300 pf. (a) Explain the working of the circuit. Sketch the voltage across capacitor C and output voltage. (b) Derive the equations for the ON time T H (time the output is HIGH), OFF time T L (time the output is LOW) and Duty cycle D. (c) Find the values of T H, T L and D. Q2 Figure 1: The circuit for Question 1. Consider the 555 monostable circuit shown in Figure 2. Assume = 12 kω, C = µf. (a) Explain the working of the circuit. Sketch the voltage across capacitor C and output voltage. (b) Derive the equations for the pulse duration T (time the output is HIGH). (c) Find the value of pulse duration T. Figure 2: The circuit for Question 2. Problem Set #08 page 1

59 Q3 Design a square waveform generator using 555 Timer with duty cycle D = 60% and oscillation frequency f = 1 khz. Q4 Design a square waveform generator using 555 Timer with duty cycle D = 25% and oscillation frequency f = 1 khz. Problem Set #08 page 2

60 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Partial Solution ENGN 3227 Analogue Electronics Problem Set #08 Solution The given circuit data is 1 = 10 kω, 2 = 5 kω, C = 300 pf. (a) See Lecture 12 for solution (b) T H = 0.693( )C T L = C ( ) T H Duty cycle = 100% = 100% T H + T L See Lecture 12 for derivation steps (c) T H = 0.693( )C = 0.693(15k)(300p) = µs T L = C = 0.693(5k)(300p) = µs Duty cycle = T H % = 100% = 75% T H + T L Problem Set #08 page 3

61 Q2 Partial Solution The given circuit data is = 12 kω, C = µf. (a) See Lecture 12 for solution (b) T = 1.1C See Lecture 12 for derivation steps (c) T = 1.1C = 1.1(12k)(0.025µ) = 330 µs Problem Set #08 page 4

62 Q3 Complete Solution The design data is: square waveform generator using 555 Timer Duty cycle D = 60% oscillation frequency f = 1 khz. As D > 50%, the 555 circuit is From the time period, we have T = 1 f T H + T L = 1ms (1) From the duty cycle, we have Duty cycle = T H T 100% 0.6 = T H T T H = 0.6T Solving (1) and (2), we have T H = 0.6ms T L = 0.4ms We know for above 555 Timer, Design T H = 0.693( )C T L = C (2) Let C = 0.1 µf. Then 2 = 5.772kΩ 1 = kω See also Matlab: P08_Q03.m Problem Set #08 page 5

63 Q4 Partial Solution The design data is: square waveform generator using 555 Timer Duty cycle D = 25% oscillation frequency f = 1 khz. As D < 50%, the 555 circuit is From the time period, we have T = 1 f T H + T L = 1ms (3) From the duty cycle, we have Duty cycle = 0.25 = T H T T H = 0.25T T H T H + T L 100% (4) Solving (1) and (2), we have T H = 0.25ms T L = 0.75ms We know for above 555 Timer, T H = C T L = C Design Let C = 0.1 µf. Then 1 = 3.607kΩ 2 = kω See also Matlab: P08_Q03.m Problem Set #08 page 6

64 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #09 Oscillators Explain briefly, in words, the operation of the following: (a) Wien-bridge oscillator. (b) Phase-shift oscillator. (c) Square-wave relaxation oscillator. (d) Triangle-wave relaxation oscillator. Q2 Consider the circuit shown in Figure 1. Assume = π Ω, C = 0.01 µf. (a) Derive an expression for the transfer function H( f ) of the given circuit. (b) Find the frequency f r for which H( f ) is real. (c) Find output voltage (t) if v in (t) = sin(2π10000t). (d) Find output voltage (t) if v in (t) = sin(2π1000t). v in (t) C C (t) Figure 1: The circuit for Question 2. Q3 Consider the circuit shown in Figure 2. Assume = π Ω, C = 0.01 µf. 6 (a) Derive an expression for the transfer function H( f ) of the given circuit. (b) Find the frequency f r for which H( f ) is real. (c) Find output voltage (t) if v in (t) = 29sin(2π10000t). v in (t) C C C (t) Figure 2: The circuit for Question 3. Problem Set #09 page 1

65 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Solution ENGN 3227 Analogue Electronics Problem Set #09 Solution See Lecture 13: Oscillators and Textbook: Chapter 10. Q2 Partial Solution The given circuit data is = π Ω, C = 0.01 µf. v in (t) C C (t) (a) Using phasors, Solving, V out 0 V out jωc V out V in + 1 jωc = 0 H( f ) = V out V in = ωc 3ωC j(1 ω 2 2 C 2 ) (b) For real H( f ), the imaginary part must be 0. Hence 1 ω 2 r 2 C 2 = 0 ω r = 1 C 1 f r = 2πC H( f r ) = 1 3 Problem Set #09 page 2

66 (c) v in (t) = sin(2π10000t) f = 10 khz Using phasors, V in = 1 0 = 1 H(10000) = 1 3 V out = H(10000) V in = 1 3 Converting back, (t) = 1 3 sin(2π10000t) (d) v in (t) = sin(2π1000t) Using phasors, f = 1 khz V in = 1 0 = H(1000) = 0.3 j(1 0.01) 0.1 = 0.3 j0.99 = j = V out = H(1000) V in = Converting back, (t) = sin(2π1000t ) See PSPICE: P09_Q02.sch In PSPICE, add trace *SIN(2*3.14*1000*TIME+73.16*3.14/180) to compare simulation and predicted result. Problem Set #09 page 3

67 Q3 Partial Solution The given circuit data is = π Ω, C = 0.01 µf. 6 v in (t) C C C (t) (a) Using phasors and writing node equation, V y V in V y 0 V y V x jωc jωc V x V y V x 0 V x V out jωc jωc V out V x V out jωc Solving, using Cramer s rule, we have = 0 = 0 = 0 H( f ) = V out V in = 1 ( ) ( ) 1 5 j 6 ω 2 2 C 2 ωc 1 ω 3 3 C 3 See also Lecture 13: Oscillators (b) For real H( f ), the imaginary part must be 0. Hence 6 ω r C 1 ω 3 r 3 C 3 = 0 ω r = 1 6C f r = 1 2π 6C H( f r ) = 1 29 Problem Set #09 page 4

68 (c) v in (t) = 29sin(2π10000t) Using phasors, f = 10 khz V in = 29 0 = 1 H(10000) = 1 29 V out = H(10000) V in = 1 = Converting back, (t) = sin(2π10000t ) See PSPICE: P09_Q03.sch In PSPICE, add trace SIN(2*3.14*10000*TIME + 180*3.14/180) to compare simulation and predicted result. Problem Set #09 page 5

69 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #10 Instrumentation Amplifiers Consider the circuit shown in Figure 1. (a) Derive an exact expression for the output voltage (t) in terms of input voltages v 1 (t) and v 2 (t) and op-amp open loop gain A ol. (b) Find an expression for the output voltage (t) when A ol. (c) Find an expression for the output voltage (t) when A ol and 4 3 = 2 1. (d) Find an expression for the output voltage (t) when A ol and 4 = 3 = 2 = 1 =. 4 v 1 3 v L Figure 1: The circuit for Question 1. Q2 Consider the two op-amp instrumentation amplifier circuit shown in Figure 2. (a) Derive an exact expression for the output voltage (t) in terms of input voltages v 1 (t) and v 2 (t) and op-amp open loop gain A ol. (b) Find an expression for the output voltage (t) when A ol. (c) Find an expression for the output voltage (t) when A ol and 4 3 = 1 2. (d) Find an expression for the output voltage (t) when A ol and 4 = 3 = 2 = 1 =. 4 v 1 v x L v 2 Figure 2: The circuit for Question 2. Problem Set #10 page 1

70 Q3 Consider the three op-amp instrumentation amplifier circuit shown in Figure 3. (a) Derive an expression for the output voltage 1 (t). (b) Derive an expression for the output voltage 2 (t). (c) Assuming 4 = 3 = 2 = 1 =, find the expression for output voltage (t) in terms of input voltages v 1 (t) and v 2 (t). v G 1 2 L v 2 2 Figure 3: The circuit for Question 3. Problem Set #10 page 2

71 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #10 Solution Partial Solution 4 v 1 3 v L (a) Writing KCL equations, v + = v 2 4 v = v v in = (v + ) (v ) The output voltage is (b) = A ol v in = 2A ol v 2 4A ol v 1 3A ol = ( )A ol 2 4 A ol v 2 v A ol A ol When A ol, (c) = v A ol = v v 1 Assuming A ol and 4 3 = 2 1, (d) = 2 1 (v 2 v 1 ) Assuming A ol and 4 = 3 = 2 = 1 =, = v 2 v A ol + 3 v 1 Problem Set #10 page 3

72 Q2 Partial Solution The given circuit is 4 v 1 v x L (a) v 2 Writing KCL equations for non-inverting op-amp v + = v 1 v = 1 v x v in = (v + ) (v ) v x = A ol v in v x = ( )A ol v A ol Writing KCL equations for inverting op-amp v + = v 2 4 v = v x v in = (v + ) (v ) = A ol v in = A ol v 2 A ol v = (b) When A ol, = ( )A ol A ol v 2 ( 1 + ) 4 v 2 3 ( A ol A ol )( 1 + ) 2 v 1 1 ( )A ol A ol v 1 (c) Assuming A ol and 4 (d) = ( = 1 2, ) (v 2 v 1 ) Assuming A ol and 4 = 3 = 2 = 1 =, = 2(v 2 v 1 ) Problem Set #10 page 4

73 Q3 Partial Solution The given circuit is v G 1 2 L v 2 2 (a) v v 1 v 2 G = 0 1 = 1 + G G v 1 G v 2 (b) (c) v v 2 v 1 G = 0 2 = 1 + G G v 2 G v 1 The third op-amp is a unity gain difference amplifier [using result of Q1 part (d)]. = 2 v ( out1 = ) (v 2 v 1 ) G See PSPICE: L15_Example02.sch See PSPICE: L15_Example02_CM.sch Problem Set #10 page 5

74 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 ENGN 3227 Analogue Electronics Problem Set #11 Integrator and Differentiator Consider the circuit shown in Figure 1. (a) Derive an expression for the output voltage (t) in terms of input voltage v in (t). (b) Find an expression for the transfer function H( f ) of the circuit. (c) Find an expression for the output voltage (t) when v in (t) = V in(p) sin(ωt). (d) Find an expression for peak output voltage V o(p) when input voltage is a square wave with peak V in(p) and frequency f. C I I v in Figure 1: The circuit for Question 1. Q2 Consider the circuit shown in Figure 2. Assume A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs. (a) Design the circuit for an operating frequency of 2 khz and a maximum gain of 20. Assume C I = 100 nf. (b) Find and sketch the output voltage (t) when input voltage v in (t) = 0.1sin(2π2000t). (c) Find and sketch the output voltage (t) when input voltage is a square wave with ±2.5V peak and frequency 2 khz. (d) Find the dc component in the output when there is a +50 mv dc input. f C I I v in 2 Figure 2: The circuit for Question 2. Problem Set #11 page 1

75 Q3 Consider the circuit shown in Figure 3. (a) Derive an expression for the output voltage (t) in terms of input voltage v in (t). (b) Find an expression for the transfer function H( f ) of the circuit. (c) Find an expression for the output voltage (t) when v in (t) = V in(p) sin(ωt). (d) Find an expression for peak output voltage V o(p) when input voltage is a square wave with peak V in(p) and frequency f. D C D v in Figure 3: The circuit for Question 3. Q4 Consider the circuit shown in Figure 4. Assume A ol = , out = 75 Ω, in = 2 MΩ, f T = 1 MHz, S = 0.5 V/µs. (a) Design the circuit for an operating frequency of 100 Hz. Assume C D = 0.1 µ F. (b) Find and sketch the output voltage (t) when input voltage v in (t) = 0.1sin(2π100t). (c) Find and sketch the output voltage (t) when input voltage is a triangular wave with ±0.5V peak and frequency 100 Hz. C I D C D I v in 2 Figure 4: The circuit for Question 4. Problem Set #11 page 2

76 AUSTALIAN NATIONAL UNIVESITY Department of Engineering Q1 Solution The given circuit is ENGN 3227 Analogue Electronics Problem Set #11 Solution C I I v in (a) 0 v in I +C I dv C dt = 0 (t) = 1 I C I t t 0 v in (t)dt + v C (t 0 ) (b) H( f ) = V out V in = 1 jω I C I (c) v in (t) = V in(p) sin(ωt) (t) = V in(p) ω I C I cos(ωt) V o(p) = V in(p) ω I C I (d) V o(p) = V in(p) 4 f I C I For detailed derivations, SEE: Lecture 15. Problem Set #11 page 3

ECE3050 Assignment 7

ECE3050 Assignment 7 ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

analyse and design a range of sine-wave oscillators understand the design of multivibrators.

analyse and design a range of sine-wave oscillators understand the design of multivibrators. INTODUTION In this lesson, we investigate some forms of wave-form generation using op amps. Of course, we could use basic transistor circuits, but it makes sense to simplify the analysis by considering

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2) Ver 3537 E. Analysis of Circuits () Key: [A]= easy... [E]=hard E. Circuit Analysis Problem Sheet (Lectures & ). [A] One of the following circuits is a series circuit and the other is a parallel circuit.

More information

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp ECE 34: Design Issues for oltage Follower as Output Stage S&S Chapter 14, pp. 131133 Introduction The voltage follower provides a good buffer between a differential amplifier and a load in two ways: 1.

More information

MICROELECTRONIC CIRCUIT DESIGN Second Edition

MICROELECTRONIC CIRCUIT DESIGN Second Edition MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

Figure Circuit for Question 1. Figure Circuit for Question 2

Figure Circuit for Question 1. Figure Circuit for Question 2 Exercises 10.7 Exercises Multiple Choice 1. For the circuit of Figure 10.44 the time constant is A. 0.5 ms 71.43 µs 2, 000 s D. 0.2 ms 4 Ω 2 Ω 12 Ω 1 mh 12u 0 () t V Figure 10.44. Circuit for Question

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject

More information

Design Engineering MEng EXAMINATIONS 2016

Design Engineering MEng EXAMINATIONS 2016 IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Sinusoidal Steady State Analysis

Sinusoidal Steady State Analysis Sinusoidal Steady State Analysis 9 Assessment Problems AP 9. [a] V = 70/ 40 V [b] 0 sin(000t +20 ) = 0 cos(000t 70 ).. I = 0/ 70 A [c] I =5/36.87 + 0/ 53.3 =4+j3+6 j8 =0 j5 =.8/ 26.57 A [d] sin(20,000πt

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1 E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html

More information

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Circuit Analysis-III. Circuit Analysis-II Lecture # 3 Friday 06 th April, 18

Circuit Analysis-III. Circuit Analysis-II Lecture # 3 Friday 06 th April, 18 Circuit Analysis-III Sinusoids Example #1 ü Find the amplitude, phase, period and frequency of the sinusoid: v (t ) =12cos(50t +10 ) Signal Conversion ü From sine to cosine and vice versa. ü sin (A ± B)

More information

Op-Amp Circuits: Part 3

Op-Amp Circuits: Part 3 Op-Amp Circuits: Part 3 M. B. Patil mbpatil@ee.iitb.ac.in www.ee.iitb.ac.in/~sequel Department of Electrical Engineering Indian Institute of Technology Bombay Introduction to filters Consider v(t) = v

More information

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. Output Stages Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

More information

Feedback design for the Buck Converter

Feedback design for the Buck Converter Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

More information

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

EE 321 Analog Electronics, Fall 2013 Homework #3 solution EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [

More information

Chapter 9: Controller design

Chapter 9: Controller design Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback

More information

I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions Problem 1 A Butterworth lowpass filter is to be designed having the loss specifications given below. The limits of the the design specifications are shown in the brick-wall characteristic shown in Figure

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name:

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name: EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed Scientific calculators are allowed Complete

More information

Lecture 4: R-L-C Circuits and Resonant Circuits

Lecture 4: R-L-C Circuits and Resonant Circuits Lecture 4: R-L-C Circuits and Resonant Circuits RLC series circuit: What's V R? Simplest way to solve for V is to use voltage divider equation in complex notation: V X L X C V R = in R R + X C + X L L

More information

Problem Set 4 Solutions

Problem Set 4 Solutions University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 18 121025 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review RMS Values Complex Numbers Phasors Complex Impedance Circuit Analysis

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

EE -213 BASIC CIRCUIT ANALYSIS LAB MANUAL

EE -213 BASIC CIRCUIT ANALYSIS LAB MANUAL EE -213 BASIC CIRCUIT ANALYSIS LAB MANUAL EE 213 Spring 2008 LABORATORY #1 INTRODUCTION TO MATLAB INTRODUCTION The purpose of this laboratory is to introduce you to Matlab and to illustrate some of its

More information

R-L-C Circuits and Resonant Circuits

R-L-C Circuits and Resonant Circuits P517/617 Lec4, P1 R-L-C Circuits and Resonant Circuits Consider the following RLC series circuit What's R? Simplest way to solve for is to use voltage divider equation in complex notation. X L X C in 0

More information

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 ) Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3

More information

Time Varying Circuit Analysis

Time Varying Circuit Analysis MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

More information

ECE2210 Final given: Spring 08

ECE2210 Final given: Spring 08 ECE Final given: Spring 0. Note: feel free to show answers & work right on the schematic 1. (1 pts) The ammeter, A, reads 30 ma. a) The power dissipated by R is 0.7 W, what is the value of R. Assume that

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Bandwidth of op amps. R 1 R 2 1 k! 250 k! Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

2 Signal Frequency and Impedances First Order Filter Circuits Resonant and Second Order Filter Circuits... 13

2 Signal Frequency and Impedances First Order Filter Circuits Resonant and Second Order Filter Circuits... 13 Lecture Notes: 3454 Physics and Electronics Lecture ( nd Half), Year: 7 Physics Department, Faculty of Science, Chulalongkorn University //7 Contents Power in Ac Circuits Signal Frequency and Impedances

More information

6.1 Introduction

6.1 Introduction 6. Introduction A.C Circuits made up of resistors, inductors and capacitors are said to be resonant circuits when the current drawn from the supply is in phase with the impressed sinusoidal voltage. Then.

More information

EE348L Lecture 1. EE348L Lecture 1. Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis. Motivation

EE348L Lecture 1. EE348L Lecture 1. Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis. Motivation EE348L Lecture 1 Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis 1 EE348L Lecture 1 Motivation Example CMOS 10Gb/s amplifier Differential in,differential out, 5 stage dccoupled,broadband

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ANALYSIS OF CIRCUITS. Tuesday, 28 May 10:00 am

EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ANALYSIS OF CIRCUITS. Tuesday, 28 May 10:00 am EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ExamHeader: EEE/EIE PART I: MEng, Beng and ACGI ANALYSIS OF CIRCUITS Tuesday, 28 May 10:00 am Time allowed:

More information

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION 4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

More information

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004 Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and

More information

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform

More information

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1

More information

IDEAL OP AMP ANALYSIS

IDEAL OP AMP ANALYSIS EXECSE No.1 Assuming ideal op amps, determine for each and every circuit shown below. A) 1,8k B) V 30k 1k 0,1V k 1k C) D) k K 0,5V 1V 3k 1,5V K k 4k E) F) 15V V 14k 15k 5V 3.9K 1,5k 5,1k 8V 3k 16k 15k

More information

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

More information

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 Instructions: Write your name and section number on all pages Closed book, closed notes; Computers and cell phones are not allowed You can use

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

(d) describe the action of a 555 monostable timer and then use the equation T = 1.1 RC, where T is the pulse duration

(d) describe the action of a 555 monostable timer and then use the equation T = 1.1 RC, where T is the pulse duration Chapter 1 - Timing Circuits GCSE Electronics Component 2: Application of Electronics Timing Circuits Learners should be able to: (a) describe how a RC network can produce a time delay (b) describe how

More information

The Common-Emitter Amplifier

The Common-Emitter Amplifier c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

More information

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller

More information

Phasors: Impedance and Circuit Anlysis. Phasors

Phasors: Impedance and Circuit Anlysis. Phasors Phasors: Impedance and Circuit Anlysis Lecture 6, 0/07/05 OUTLINE Phasor ReCap Capacitor/Inductor Example Arithmetic with Complex Numbers Complex Impedance Circuit Analysis with Complex Impedance Phasor

More information

1. Design a 3rd order Butterworth low-pass filters having a dc gain of unity and a cutoff frequency, fc, of khz.

1. Design a 3rd order Butterworth low-pass filters having a dc gain of unity and a cutoff frequency, fc, of khz. ECE 34 Experiment 6 Active Filter Design. Design a 3rd order Butterworth low-pass ilters having a dc gain o unity and a cuto requency, c, o.8 khz. c :=.8kHz K:= The transer unction is given on page 7 j

More information

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Lecture 140 Simple Op Amps (2/11/02) Page 140-1 Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown. Solved Problems Electric Circuits & Components 1-1 Write the KVL equation for the circuit shown. 1-2 Write the KCL equation for the principal node shown. 1-2A In the DC circuit given in Fig. 1, find (i)

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

S ELECTED E QUATIONS

S ELECTED E QUATIONS D EIVAIONS OF S ELECED E QUAIONS Equation 2 3 he average value of a half-wave rectified sine wave is the area under the curve divided y the period (2p). he equation for a sine wave is v Vpsin u p Vp area

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

Input and Output Impedances with Feedback

Input and Output Impedances with Feedback EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances

More information

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week /5/ Physics 6 Lecture Filters Today Basics: Analog versus Digital; Passive versus Active Basic concepts and types of filters Passband, Stopband, Cut-off, Slope, Knee, Decibels, and Bode plots Active Components

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

MAE140 Linear Circuits Fall 2016 Final, December 6th Instructions

MAE140 Linear Circuits Fall 2016 Final, December 6th Instructions MAE40 Linear Circuits Fall 206 Final, December 6th Instructions. This exam is open book. You may use whatever written materials you choose, including your class notes and textbook. You may use a handheld

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

09/29/2009 Reading: Hambley Chapter 5 and Appendix A

09/29/2009 Reading: Hambley Chapter 5 and Appendix A EE40 Lec 10 Complex Numbers and Phasors Prof. Nathan Cheung 09/29/2009 Reading: Hambley Chapter 5 and Appendix A Slide 1 OUTLINE Phasors as notation for Sinusoids Arithmetic with Complex Numbers Complex

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought.

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought. C H A P T E R TWO-PORT NETWORKS 8 Research is to see what everybody else has seen, and think what nobody has thought. Albert Szent-Gyorgyi Enhancing Your Career Career in Education While two thirds of

More information

Sinusoidal Steady-State Analysis

Sinusoidal Steady-State Analysis Chapter 4 Sinusoidal Steady-State Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information