Why op amps? Operational Amplifiers PREREQUISITES INTRODUCTION OUTLINE INTRODUCTION INTRODUCTION SIGNALS ENERGY DOMAINS (*)

Size: px
Start display at page:

Download "Why op amps? Operational Amplifiers PREREQUISITES INTRODUCTION OUTLINE INTRODUCTION INTRODUCTION SIGNALS ENERGY DOMAINS (*)"

Transcription

1 PEEQUIITE Operational mplifiers Christian Falconi, rnaldo D mico Uniersity of Tor ergata, ome, Italy This short course will be accessible to an interdisciplinary audience (engineers, physicists, material scientists, chemists, biologists, ). tudents are encouraged to reiew the following basic concepts BEFOE attending the course: - Kirchoff oltage law - Kirchoff current law -Ohm law OUTLINE INTODUCTION Introduction Nullor Why op amps? Operational amplifiers (negatie feedback) Op amp circuits Errors of op amp circuits Electronic interfaces for sensors and actuators INTODUCTION INTODUCTION IGNL ENEGY DOMIN (*) adiant Mechanical Thermal ensors transduce mechanical, thermal, magnetic, radiant, or chemical signals into electrical signals. ENO Chemical Magnetic Electrical Transducers conert energy from one energy domain to another. ENIONMENT ELECTONIC YTEM (*). Middelhoeck,.. udet, P. J. French, ilicon ensors

2 INTODUCTION INTODUCTION ENO ENO adiant adiant T ( ) Mechanical Thermal ( L) Mechanical Thermal Chemical Magnetic Chemical Magnetic Electrical Electrical In general, we need to accurately measure signals in the electrical domain INTODUCTION INTODUCTION ctuators transduce electrical signals into mechanical, thermal, magnetic, radiant, or chemical signals. CTUTO adiant CTUTO Mechanical Thermal Chemical Magnetic Electrical ENIONMENT ELECTONIC YTEM INTODUCTION INTODUCTION MT YTEM Temperature regulation ir bag B moke detectors, fire alarm systems, Intrusion alarm systems Telemedicine Electronic noses and electronic tongues ENO CTUTO ssuming that the transduction relation is known (CLIBTION ), we need to accurately measure or control signals in the electrical domain. Low frequency Op amps 2

3 INTODUCTION INTODUCTION ccuracy? x in y out, ideal xin Ideal ystem eal ystem yout [ ] y = T x E = y y out, ideal in out out, ideal ccuracy Errors depend on frequency, temperature, supply oltages, input signals, Howeer, for a gien application, we may compare the accuracy of two systems. INTODUCTION INTODUCTION Linear circuits? C C 2 0 Electronic deices are strongly non-linear! INTODUCTION INTODUCTION i i Linear approximation i i I 0 (, ) Q= I 0 0 Quiescent point 0 Circuit translation? 3

4 INTODUCTION INTODUCTION i ( i) TYLO POLYNOMIL (first order) ( I0 ) ( I0) ( i I0) = i ( I0) ( I0) = ( I0) I0 i= i i = i X i( ) TYLO POLYNOMIL (first order) i ( 0 ) i i( 0) ( 0) = i ( 0) i ( 0) = i ( 0) 0 = = I X i i X THEENIN circuit I X NOTON circuit INTODUCTION INTODUCTION C C 2 0 What must be done? imilarly, more complex networks may be linearized. Therefore, we will only consider linear circuits. oltage mplifiers INTODUCTION INTODUCTION oltage mplifiers Current mplifiers -i conerters i- conerters Current references Linear circuits ource i mplifier i 2 Load L oltage references Instrumentation amplifiers ource and load may be linearized. 4

5 INTODUCTION oltage mplifiers INTODUCTION oltage mplifiers i i 2 LOD L i i 2 LOD L Goal LOD = Theenin oltage is zero!!! independently on source and load resistors INTODUCTION INTODUCTION oltage mplifiers Linearized mplifier oltage mplifiers in out LOD Goal LOD = in in LOD = in LOD LOD in out LOD in LOD in =, LOD = in in out LOD in LOD LOD = in out LOD in out >> << LOD in = What about??? out = LOD INTODUCTION oltage mplifiers NULLO Goal LOD = = in LOD LOD in out LOD Nullor: the ideal component in out >> = << LOD ( = ) ( = ) Parameters of actie deices suffer for large spread and drift. 5

6 NULLO NULLO OLTGE MPLIFIE i i i =0 0 2 LOD = 0 NULL POT NULLO OLTGE MPLIFIE NULLO OLTGE MPLIFIE i =0 0 LOD i =0 0 LOD 2 2 NULLO OLTGE MPLIFIE NULLO OLTGE MPLIFIE 0 LOD 0 LOD 2 i = 2 i = 6

7 NULLO OLTGE MPLIFIE NULLO OLTGE MPLIFIE 0 LOD 0 LOD 2 i = 2 i = 2 LOD = 2 = NULLO OLTGE MPLIFIE NULLO OLTGE MPLIFIE 2 LOD = 2 LOD = Goal LOD = independently on source and load resistors Goal LOD 2 = = does not contain parameters of actie deices (which suffer for large spread and drift) NULLO OLTGE MPLIFIE NULLO -i CONETE 2 LOD = Goal LOD = i =0 0 LOD 2 = elatie error in ICs 0. % = 0 α( T T0), 2 = 20 α( T T0) [ ] ( T T ) α 2 = = = = 0 α ( T T0 )

8 NULLO -i CONETE NULLO -i CONETE i =0 0 LOD i =0 0 LOD i = NULLO -i CONETE NULLO -i CONETE i =0 0 LOD i =0 0 LOD i = i = i = i = G = LOD Output current does not depend on source and load resistors. G does not depend on parameters of actie deices. NULLO????? NULLO????? = 0 = 0 0 LOD i =0 0 LOD 8

9 NULLO????? NULLO????? = = 0 = = 0 =??? i =0 0 LOD i =0 0 LOD NULLO????? NULLO = i =0 = 0 0??? =??? LOD Practical implementations of nullor must comprise a path connecting the input and the output ports (FEEDBCK path). i i = 0-2 NULL POT Input terminals are interchangeable!!! GOUNDED NULLO OP MP (NEGTIE FEEDBCK) i i Mimicking nullors = 0 9

10 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) i i i i i = 0 = 0 How can we implement a NULL POT? = 0 i??? OP MP (NEGTIE FEEDBCK) i 2 Practical implementations of nullor must comprise a path connecting the input and the output ports (FEEDBCK path). OP MP (NEGTIE FEEDBCK) X s - is the amplifier (spread, drift, ) X o is the feedback path (passie components) OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) X X s X i o - X f X = X = X f o i X = X = X ( ) X = X X = X X X = X i s f s i i s o i s Xo = Xs X s - X o Xo = Xs X s 0

11 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) X s - Xo = Xs X s - X = X = X f s s Xo = Xs Xo = Xs X s Xo = Xs X s OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) Xe = Xs Xs = 0 - EO IGNL - IT I NULLO!!! X s - X = X = X f s s Xo = Xs X s - X o Xo = Xs X s Xo = Xs X o Xs OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) X s - X o CONCLUION ctie deices (and, therefore, amplifiers) suffer for large spread and drift. Circuit translation 2 o = 2 = = 2 o s s In a NEGTIE feedback system, if Xo Xs i.e. the closed loop accuracy only depends on accuracy of feedback elements, POIDED THT THE MPLIFIE GIN I EY LGE

12 OP MP (NEGTIE FEEDBCK) WHY NOT POITIE FEEDBCK??? X s - X o X s - X i X o X f Circuit translation o X = X = X f o i X = X = X ( ) X = X X = X X X = X i s f s i i s o i s 2 n (ideal) operational amplifier is a differential amplifier with ery high (infinite) differential gain and ery small (zero) input currents. se X = X X = X o s s s solution exists!!! WHY NOT POITIE FEEDBCK??? OP MP (NEGTIE FEEDBCK) D OUT = D Negatie feedback!!! Positie feedback!!! D s we hae seen, the differential gain,, must be ery high (e.g. 0 6 ) OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) CC = 5 CC = 5 D D OUT = D D D = 5 CC The output oltage MUT be included (at DC) between the two supply oltage rails. = 5 CC 2

13 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) CC = 5 CC = 5 D D OUT = D OUT = D D D = 5 CC CC 5 = = 5µ 6 0 = 5 CC CC 5 = = 5µ 6 0 D OP MP (NEGTIE FEEDBCK) D OP MP (NEGTIE FEEDBCK) NULLO D D 5µ 0 NULLO NEGTIE TUTION D POITIE TUTION OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) Let us assume POITIE TUTION OUT = 5 Let us assume POITIE TUTION OUT = 5 = 00 m = 00 m = 9 2 = 9 2 ( =.5 ) ( > = 00 ) ( << 0) m d NEGTIE TUTION!!! 3

14 D OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) Let us assume NEGTIE TUTION OUT = 5 = 00 m = 9 2 D NEGTIE TUTION POITIE TUTION OP MP (NEGTIE FEEDBCK) Let us assume NEGTIE TUTION OUT = 5 D OP MP (NEGTIE FEEDBCK) = 00 m = 9 2 D NEGTIE TUTION POITIE TUTION ( =.5 ) ( < = 00 ) ( >> 0) m d POITIE TUTION!!! D OP MP (NEGTIE FEEDBCK) NULLO The only possible solution (negatie feedback) OP MP (NEGTIE FEEDBCK) = 00 m D ( 00m) = m i = = 4

15 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) = 00 m = 00 m = m i = = 00 ( m) = m i = = 00 ( m) 00m OUT = ( 2) = 00 m*0 = OP MP (NEGTIE FEEDBCK) D OP MP (NEGTIE FEEDBCK) 5 5 NULLO OUT = 9 2 i = = ( ) OUT = ( 2) = *0 NEGTIE TUTION D POITIE TUTION ( = ) ( = = ) 4.2 0* 42??? OUT WHY NOT POITIE FEEDBCK??? WHY NOT POITIE FEEDBCK??? X s - X i X o X f Let us assume NEGTIE TUTION = 00 m o = 5 = 00 m = 9 2 = 9 2 5

16 WHY NOT POITIE FEEDBCK??? Let us assume NEGTIE TUTION = 00 m o = 5 D WHY NOT POITIE FEEDBCK??? = 9 2 D ( =.5 ) ( < = 00 ) ( << 0) m d NEGTIE TUTION NEGTIE TUTION WHY NOT POITIE FEEDBCK??? WHY NOT POITIE FEEDBCK??? X s - X i X o = 00 m X f Let us assume POITIE TUTION = 00 m = 9 2 o = 5 = 9 2 WHY NOT POITIE FEEDBCK??? Let us assume POITIE TUTION = 00 m o = 5 D WHY NOT POITIE FEEDBCK??? POITIE TUTION = 9 2 D ( =.5 ) ( > = 00 ) ( >> 0) m d POITIE TUTION 6

17 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) UMMY Nullors would allow the design of ideal linear circuits (oltage amplifiers, ) Nullors may not exist. = 9 2 = 9 2 ny practical approximation of a nullor MUT contain a feedback path. Operational amplifiers permit to approximate a (grounded) nullor because: - the current at the input port is almost zero - the oltage at the input port is almost zero FEEDBCK MUT BE NEGTIE Input terminals are NOT interchangeable!!! WHY? Negatie feedback keeps the output oltage out of the saturation regions. The differential gain is so high that, if the output oltage is in the linear region, d 0 00m OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) 00m 200m CC = m 2 = 9 2 CC = 5 = 9 2 CC = 5 D OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) 00m 200m 2 00m 200m 3 = 9 2 = 9 2 TBLE YTEM 7

18 OP MP (NEGTIE FEEDBCK) OP MP (NEGTIE FEEDBCK) 00m 200m 3 00m 200m 3 CC = 9 2 = m 300m UNTBLE YTEM Oscillations are due to feedback!!! Feedback DOE NOT improe stability Feedback stabilizes the closed loop gain against parameter ariations, thermal drift, OP MP CICUIT nalysis and design of op amp circuits OP MP CICUIT. NON INETING OLTGE MPLIFIE 2. Make sure feedback is negatie 2. s a first approximation, replace the op amp with a grounded nullor D = 0 i = ( ) OUT = 2 OP MP CICUIT. NON INETING OLTGE MPLIFIE OP MP CICUIT. NON INETING OLTGE MPLIFIE i =0 LOD LOD 2 2 ( ) OUT = 2 Ideally the output oltage does not depend on source and load resistors. 8

19 2. OLTGE BUFFE OP MP CICUIT 2. OLTGE BUFFE OP MP CICUIT LOD 2 0 = OUT ( ) ( ) = 2 OUT LOD = Ideally the output oltage does not depend on source and load resistors. OP MP CICUIT OP MP CICUIT 3. INETING OLTGE MPLIFIE 3. INETING OLTGE MPLIFIE 2 2 LOD LOD OUT = 2 OP MP CICUIT 3. INETING OLTGE MPLIFIE OP MP CICUIT 4. DIFFEENTIL MPLIFIE 2 B 0 2 LOD 2 OUT = 2 B LOD The output oltage depends on the source resistor!!! For high accuracy, use this circuit only if >> 9

20 OP MP CICUIT 4. DIFFEENTIL MPLIFIE OP MP CICUIT 4. DIFFEENTIL MPLIFIE 2 = 0 B B B B B LOD B LOD B B B B OP MP CICUIT OP MP CICUIT 4. DIFFEENTIL MPLIFIE B B 4. DIFFEENTIL MPLIFIE B B B B B = B B B B B B B B LOD B LOD OP MP CICUIT 4. DIFFEENTIL MPLIFIE OP MP CICUIT 4. DIFFEENTIL MPLIFIE B 0 B 2 B LOD = 0 2 B LOD 0 20

21 OP MP CICUIT OP MP CICUIT 4. DIFFEENTIL MPLIFIE 4. DIFFEENTIL MPLIFIE = B B 2 2 B B LOD 2 B LOD 0 = = ( ) B B B OUT 2 2 OP MP CICUIT 4. DIFFEENTIL MPLIFIE OP MP CICUIT 4. DIFFEENTIL MPLIFIE ( ) = OUT 2 B 2 B 2 Why not a simple op amp? Op amp are natural differential amplifiers B LOD DNTGE OF NEGTIE FEEDBCK!!! The output oltage depends on the source resistors!!! For high accuracy, use this circuit only if,2 >> OP MP CICUIT 5. INTUMENTTION MPLIFIE n instrumentation amplifier is a differential amplifier with ery small input currents. OP MP CICUIT 5. INTUMENTTION MPLIFIE 2 2 independently on 2 B It is extremely useful in electronic interfaces; as an example, it is used in the measurement of ery small resistances (4-wires measurements, see later). 2 I Instrumentation amplifier B LOD = 0 independently on 2

22 OP MP CICUIT 5. INTUMENTTION MPLIFIE OP MP CICUIT 6. CUENT EFEENCE B EF EF M 0 B LOD 2 ( ) = OUT 2 B EF 2 2 LOD independently on, 2 OP MP CICUIT OP MP CICUIT 6. CUENT EFEENCE 6. CUENT EFEENCE EF EF M 0 EF EF M 0 2 EF 2 EF = EF = EF 2 EF 2 2 EF 2 2 EF 2 2 LOD EF 2 2 EF 2 2 LOD OP MP CICUIT EO OF OP MP CICUIT 6. CUENT EFEENCE EF EF M 0 EF EF 2 What about real op amps? 2 EF 2 2 EF 2 2 LOD / 2 must be accurate EF must be accurate 22

23 EO OF OP MP CICUIT EO OF OP MP CICUIT Input currents LOD CC DD 2 ( ) Ideally, OUT = 2 In practice, real op amps introduce errors. Q Q 2 I 0 M M 2 I 0 EO OF OP MP CICUIT Input currents EO OF OP MP CICUIT Input currents i 0 LOD i 0 2 LOD 2 EO OF OP MP CICUIT Input currents (model) Op amp with non zero (constant) input currents EO OF OP MP CICUIT Offset oltages I P CC DD Q Q 2 M M 2 Op amp with zero input currents I 0 I 0 I N 23

24 EO OF OP MP CICUIT EO OF OP MP CICUIT Offset oltages NULLO 5 Offset oltages NULLO 5 2 LOD 2 LOD 5 D = OFF, OUT OFF, IN Output offset oltage OFF, OUT 5 Input offset oltage OFF, IN D EO OF OP MP CICUIT EO OF OP MP CICUIT Offset oltages NULLO 5 Offset oltages (model) NULLO 5 2 LOD In the nullor region, (, ) = OUT d OFF IN Often, the op amp is in saturation for = 0. Furthermore, the gain is not accurate It is therefore better to use the input offset oltage. 5 d D Input offset oltage OFF, IN 5 OFF, IN D EO OF OP MP CICUIT EO OF OP MP CICUIT Offset oltages (model) In the nullor region, = (, ) = OUT d OFF IN (, ) OUT d OFF IN d Op amp with gain, input offset oltage OFF,IN Offset oltages (model) For simplicity we ignore all op amp non idealities BUT the input offset oltage. OFF, IN (, ) = OUT d OFF IN 2 d OFF, IN (Offset-free) Op amp with gain and zero offset oltage 24

25 EO OF OP MP CICUIT Offset oltages (model) Let us consider an infinite differential gain,. EO OF OP MP CICUIT Offset oltages (model) Let us consider an infinite differential gain,. OFF, IN OFF, IN 2 OFF, IN 2 OFF, IN OFF, IN EO OF OP MP CICUIT Offset oltages (model) Let us consider an infinite differential gain,. EO OF OP MP CICUIT Offset oltages (model) Let us consider an infinite differential gain,. OFF, IN ( 2) = ( 2) OFF, IN OUT OUT, ideal = 2 ( ) OFF, IN OFF, IN OFF, IN 2 OFF, IN E = OUT OUT, ideal = 2 ( ) EO OF OP MP CICUIT EO OF OP MP CICUIT Offset oltages (model) (bad) idea for offset-free amplification Offset oltages (model) (, ) = OUT d OFF IN d OFF, IN (Offset-free) Op amp with gain and zero offset oltage OFF, IN 2 This terminal does not exist (model)!!! 25

26 EO OF OP MP CICUIT EO OF OP MP CICUIT Finite gain Finite gain NULLO 5 2 LOD 6 = 0 5µ 5µ D 5 EO OF OP MP CICUIT EO OF OP MP CICUIT Finite gain NULLO 5 CM (Common Mode ejection atio) P (Power upply ejection atio) 2 LOD 5 = 0 Output impedance 50µ 50µ D Input differential mode impedance Input common mode impedance Input oltage noise Input current noise 5 ELECTONIC INTEFCE Electronic interfaces for sensors, actuators, and microsystems 26

27 ELECTONIC INTEFCE ELECTONIC INTEFCE Measurement of low resistances Measurement of low resistances simple circuit for measuring the resistance X. DD I 0 Measurement of low resistances DC X 2 nalog to Digital Conerter ELECTONIC INTEFCE Measurement of low resistances If the resistance X is ery small, the (parasitic) resistances of the wires may not be neglected. ELECTONIC INTEFCE Measurement of low resistances olution: 4-wires measurement (or Kelin measurement) DD I 0 2 ( P X ) I0 DD I 0 P2 P3 DC P P2 I P X DC X 2 P4 P3 ELECTONIC INTEFCE Measurement of low resistances olution: 4-wires measurement (or Kelin measurement) ELECTONIC INTEFCE Measurement of low resistances olution: 4-wires measurement (or Kelin measurement) DD DD I 0 I 0 P X I 0 P2 I DC ( P X ) I 4 0 P4I0 P X I 0 P2 I DC P4 P3 P4 P3 27

28 ELECTONIC INTEFCE Measurement of low resistances olution: 4-wires measurement (or Kelin measurement) ELECTONIC INTEFCE Measurement of low resistances olution: 4-wires measurement (or Kelin measurement) DD I 0 ( P X ) I 4 0 DD I 0 ( P X ) I 4 0 I X 0 ( P X ) I 4 0 P I 0 P2 I ( P X ) I 4 0 P I 0 P2 I P4I0 X DC P4I0 X DC P4 P3 P4 P3 P4I0 P4I0 ELECTONIC INTEFCE ELECTONIC INTEFCE Measurement of high resistances Measurement of high resistances simple circuit for measuring the resistance X. DD I 0 X DC 2 nalog to Digital Conerter ELECTONIC INTEFCE Measurement of high resistances If the resistance X is ery high, the (parasitic) resistances to ground may not be neglected. ELECTONIC INTEFCE Measurement of high resistances olution DD I 0 2 ( P // X ) I0 0 0 F X P DC 0 P P2 DC X 2 28

29 ELECTONIC INTEFCE Measurement of high resistances ELECTONIC INTEFCE Measurement of high resistances olution olution 0 0 F 0 0 F X X 0 P P2 DC 0 P 0 X P2 DC ELECTONIC INTEFCE ELECTONIC INTEFCE Measurement of high resistances olution 0 0 F F 0 X Electronic interfaces for smart sensors and microsystems X 0 P 0 X P2 DC ELECTONIC INTEFCE ELECTONIC INTEFCE utomatic compensation techniques Integrated MT ENO High performance (accuracy) User friendly (analog digital) Low cost (CMO, no trimming, ) Low oltage low power - Chopper circuits (CHCs) = Dynamic element matching (DEMCs) - utozero circuits (ZCs) Design guidelines for high accuracy Input offset and /f noise oltages Finite gain of the op amp ZCs Compensation of the input offset and /f noise oltages. Compensation of the finite op amp gain (deep sub-micron CMO processes). Input offset and /f noise oltages CHCs = DEMCs C. C. Enz, G. C. Temes, Proceedings of the IEEE, ol. 84, no., pp , 996. Bakker, J. Huijsing, High-ccuracy CMO smart temperature sensors, Kluwer,

30 ELECTONIC INTEFCE utomatic compensation techniques - Chopper circuits (CHCs) - Dynamic element matching circuits (DEMCs) - utozero circuits (ZCs) Phase I (MPLING) IN ELECTONIC INTEFCE: UTOZEO ( t) off noise ( t) ZCs Phase II (COMPENTION) noise ( t) off CHCs DEMCs IN ( t) C. Falconi, Ph. D. Thesis, Uniersity of Tor ergata, ome, Italy, December 200 C. Falconi, C. Di Natale,. D mico, M. Faccio, Electronic interface for the accurate read-out of resistie sensors in low oltage-low power integrated systems, ensors and ctuators, 7 (2005) pp C. Falconi,. D'mico, M. Faccio, "Design of accurate analog circuits for low oltage low power CMO systems", IEEE IC 2003 ( ) out, I = off noise tx t = ( ) ( ) ( ) ( ),, ( ) t t out, II IN x off noise x t t t t noise x noise x out II out I IN x IN ELECTONIC INTEFCE: UTOZEO (3 IGNL) () t () t off noise ELECTONIC INTEFCE: UTOZEO UTOZEO = (MPLING COMPENTION) The gain error may be sampled and compensated EF EF ( ) ( ) out, I = IN tx off noise t x ( ) out, II = off noise tx t = ( 2 ) ( 2 ) ( ) ( ) t t out, III EF off noise x t t t t t noise x noise x noise x ( t ) out, III out, II out, I out, II IN x EF Thermal noise is undersampled ELECTONIC INTEFCE: CHOPPE ELECTONIC INTEFCE: CHOPPE off off in out in out = in = = 2 in = 3 in off ( ) ( ) = 4 in off = = 5 4 in off = in = = 2 in = 3 in off ( ) ( ) = 4 in off = = 5 4 in off = ( ) ( ) = 2 out in off in off in 30

31 ELECTONIC INTEFCE: CHOPPE ELECTONIC INTEFCE: CHOPPE off in out CMO CMO ELECTONIC INTEFCE: CHOPPE ELECTONIC INTEFCE: CHOPPE Taken from: nton Bakker, High-ccuracy CMO mart Temperature ensors, Ph.D. Thesis, Delft Uniersity, pril 2000 Taken from: nton Bakker, High-ccuracy CMO mart Temperature ensors, Ph.D. Thesis, Delft Uniersity, pril 2000 ELECTONIC INTEFCE: DYNMIC ELEMENT MTCHING ELECTONIC INTEFCE: DYNMIC ELEMENT MTCHING EF EF Errors due to mismatch among two or more deices (, B, C, ) may be reduced by dynamically interchanging those deices (, B, C, ) and considering the time aeraged output alue. 2 OUT, OUT, B 2 B ( ) = δ 2 Interchange deices switch CMO ( δ ) ( δ ) δ = = = 2 2 δ 2 OUT, EF EF EF 2 = = = 2 2 δ OUT, B EF EF EF 2 ( δ ) EF δ OUT = ( OUT, OUT, B ) = = δ 2 EF 3

32 ELECTONIC INTEFCE: DYNMIC ELEMENT MTCHING BNDGP OLTGE EFEENCE CMO DEM = Chopper??? Folded cascode op amp DEM BNDGP OLTGE EFEENCE BNDGP OLTGE EFEENCE Folded cascode op amp Dynamic matching of the input transistors BNDGP OLTGE EFEENCE ELECTONIC INTEFCE - Chopper circuits (CHCs) - Dynamic element matching (DEMCs) - utozero circuits (ZCs) ZCs ZCs CHCs = DEMCs CHCs DEMCs Dynamic matching of all critical transistor pairs 32

33 ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) If we assume to hae two indentical op amps, the errors introduced by one op amp may be cancelled by the matched errors introduced by the other op amp. IDENTICL OP MP??? MIMTCH IN E DYNMIC OP MP MTCHING ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) IN E E IN E IN 2E IN 2E ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) IN IN IN E E IN E IN 2E Finite gain errors IN 2E 33

34 ELECTONIC INTEFCE (DYNMIC OP MP MTCHING) ELECTONIC INTEFCE (OP MP TUNING) IN IN IN E IN E IN 2E IN 2E Finite gain errors Matched input offset oltages Matched ariations of the input offset oltages DD off, in = P Finite gain errors Matched input offset oltages Matched ariations of the input offset oltages DD off, in = P ELECTONIC INTEFCE utomatic compensation techniques - Chopper circuits (CHCs) - Dynamic element matching circuits (DEMCs) - utozero circuits (ZCs) Design guidelines for high accuracy Temperature control system for Lab on Chip applications ZCs CHCs DEMCs DOMCs F. Lo Castro, C. Falconi,. D mico Input offset and /f noise oltages Input offset and /f noise oltages Finite op amp gain bstract Lab-on-Chip is a disposable, standalone, single-chip deice for DN amplification and detection. For correct operations the temperature of the chip must be properly controlled. Here we present a low cost user-friendly system for the temperature control of a Lab-on-Chip deeloped by T Microelectronics. The method for DN amplification (Polymerase Chain eaction, PC) requires that a gien DN sequence is passed through proper thermal cycles. T Microelectronics has deeloped a Lab-on-Chip which comprises integrated microchannels, temperature sensors (made by alluminum resistors), heaters (made by polysilicon resistors) and electrodes (required for the DN detection). lthough in principle the electronic circuitry for the temperature control could be integrated in the Lab-on-Chip, this would significantly increase the costs of the special process used to fabricate the microchannels. It is therefore necessary an external temperature control system which reads out the temperature sensors and dries the heating and the cooling; the maximum allowed temperature error is ±0.5 C; both the cooling and the heating rates must be larger than 0 C/s. 34

35 Thermal Σ modulation is used for temperature control. In order to obtain the required accuracy, the sensors resistances are read out using a 4 wires measurements. The inaccuracies of the current and oltage references used for the temperature measurement are compensated by comparing the sensors resistances and an high-accuracy resistor; this comparison automatically implements an autozero technique. EF 2 EF EF EF 2 M 0 EN differential analog to digital conerter (DC) is used to reject as much as possible common mode disturbances. Careful layout of the control board is necessary for keeping low the temperature measurement errors originated by the large currents which drie the heaters and the cooling deice. 4 wires sensor resistance measurement EF must be accurate LOW COT!!! / 2 must be accurate EF EF M 0 2 P EN P 3 I DC P 2 P 4 utozero (sampling compensation) cancels the low frequency errors of the current reference source circuit (input offset and /f noise oltage, errors in EF, / 2, ). Thermal cycles. Temperature, [ C] Time, [ s ] 35

36 Temperature, [ C] Temperature, [ C] Time, [ s ] Time, [ s ] Temperatures measured in two different points of the Lab-on-Chip with a nominal temperature equal to 94 C; the temperature error is within the specs. Heating. Using a supply oltage equal to 2 a heating rate aboe 0 C/s may be easily obtained. Temperature, [ C] ELECTONIC INTEFCE FO THE T DN-CHIP Time, [ s ] Cooling. High cooling rates (up to 20 C/s) may be obtained using an air compressor; a fan allows to achiee cooling rates in the order of 0 C/s. Thermal Σ modulation for QMB C. Falconi, E. Zampetti,. D mico Department of Electronic Engineering Uniersity of Tor ergata, ome, Italy 36

37 TH = 270 C/ W C TH = 58,3 mj / C Electrode for the quartz Temperature sensor Heater Flow sensor 37

38 4 wires autozero 38

Op Amp Packaging. Op Amps. JFET Application Current Source

Op Amp Packaging. Op Amps. JFET Application Current Source JET pplication Current Source Op mps, 5 Imperfections Op amp applications Household application: battery charger (car, laptop, mp players) Differential amplifier current source amp waeform generator High

More information

Active Circuits: Life gets interesting

Active Circuits: Life gets interesting Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

The Operational Amplifier

The Operational Amplifier The Operational Amplifier The operational amplifier i a building block of modern electronic intrumentation. Therefore, matery of operational amplifier fundamental i paramount to any practical application

More information

Active Circuits: Life gets interesting

Active Circuits: Life gets interesting Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (P AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection

More information

Midterm 1 Announcements

Midterm 1 Announcements Midterm Announcements eiew session: 5-8pm TONIGHT 77 Cory Midterm : :30-pm on Tuesday, July Dwelle 45. Material coered HW-3 Attend only your second lab slot this wee EE40 Summer 005: Lecture 9 Instructor:

More information

Active Circuits: Life gets interesting

Active Circuits: Life gets interesting Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection

More information

Parameters Identification of Equivalent Circuit Diagrams for Li-Ion Batteries

Parameters Identification of Equivalent Circuit Diagrams for Li-Ion Batteries Parameters Identification of Equialent Circuit Diagrams for Li-Ion eries Ahmad ahmoun, Helmuth Biechl Uniersity of Applied ciences Kempten Ahmad.ahmoun@stud.fh-empten.de, biechl@fh-empten.de Abstract-eries

More information

An Electronic Thermal Transducer

An Electronic Thermal Transducer An Electronic Thermal Transducer PRJ NO: 16 By Okore Daniel F17/969/ Supervisor : Dr. Mwema Examiner: Dr. Abungu INTRODUCTION The aim of this project was to design and implement a temperature sensor in

More information

Chapter 6: Operational Amplifiers

Chapter 6: Operational Amplifiers Chapter 6: Operational Amplifiers Circuit symbol and nomenclature: An op amp is a circuit element that behaes as a VCVS: The controlling oltage is in = and the controlled oltage is such that 5 5 A where

More information

Chapter 13 Bipolar Junction Transistors

Chapter 13 Bipolar Junction Transistors Chapter 3 ipolar Junction Transistors Goal. ipolar Junction Transistor Operation in amplifier circuits. 2. Load-line Analysis & Nonlinear Distortion. 3. Large-signal equialent circuits to analyze JT circuits.

More information

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741 (Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

Special Aspects on Non-Magnetic Current Sensing Techniques

Special Aspects on Non-Magnetic Current Sensing Techniques pecial eminar Aspects ensors on in Non-Magnetic Power Electronics Current ensing Erlangen, 14-15. March 2007 pecial Aspects on Non-Magnetic Current ensing Techniques Dr. Martin Maerz Department of Power

More information

Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9

Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9 Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9 P 5.2-2 Consider the circuit of Figure P 5.2-2. Find i a by simplifying the circuit (using source transformations)

More information

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors V. Transistors 3.1 III. Bipolar-Junction (BJT) Transistors A bipolar junction transistor is formed by joining three sections of semiconductors with alternatiely different dopings. The middle section (base)

More information

Lecture 28 Field-Effect Transistors

Lecture 28 Field-Effect Transistors Lecture 8 Field-Effect Transistors Field-Effect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use small-signal equialent

More information

Lecture 4: Feedback and Op-Amps

Lecture 4: Feedback and Op-Amps Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,

More information

Differential Amplifiers (Ch. 10)

Differential Amplifiers (Ch. 10) Differential Amplifiers (h. 0) 김영석 충북대학교전자정보대학 0.9. Email: kimys@cbu.ac.kr 0- ontents 0. General onsiderations 0. Bipolar Differential Pair 0.3 MOS Differential Pair 0.4 ascode Differential Amplifiers

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing

More information

CHAPTER 5. The Operational Amplifier 1

CHAPTER 5. The Operational Amplifier 1 EECE22 NETWORK ANALYSIS I Dr. Charle J. Kim Cla Note 9: Oerational Amlifier (OP Am) CHAPTER. The Oerational Amlifier A. INTRODUCTION. The oerational amlifier or o am for hort, i a eratile circuit building

More information

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

Transmission lines using a distributed equivalent circuit

Transmission lines using a distributed equivalent circuit Cambridge Uniersity Press 978-1-107-02600-1 - Transmission Lines Equialent Circuits, Electromagnetic Theory, and Photons Part 1 Transmission lines using a distributed equialent circuit in this web serice

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

An Ultra Low Resistance Continuity Checker

An Ultra Low Resistance Continuity Checker An Ultra Low Resistance Continuity Checker By R. G. Sparber Copyleft protects this document. 1 Some understanding of electronics is assumed. Although the title claims this is a continuity checker, its

More information

Chapter 2 Resistive Circuits

Chapter 2 Resistive Circuits Chapter esistie Circuits Goal. Sole circuits by combining resistances in Series and Parallel.. Apply the Voltage-Diision and Current-Diision Principles.. Sole circuits by the Node-Voltage Technique.. Sole

More information

Chapter 4: Methods of Analysis

Chapter 4: Methods of Analysis Chapter 4: Methods of Analysis When SCT are not applicable, it s because the circuit is neither in series or parallel. There exist extremely powerful mathematical methods that use KVL & KCL as its basis

More information

Tunnel Diodes (Esaki Diode)

Tunnel Diodes (Esaki Diode) Tunnel Diodes (Esaki Diode) Tunnel diode is the p-n junction device that exhibits negative resistance. That means when the voltage is increased the current through it decreases. Esaki diodes was named

More information

Uncertainty Analysis in High-Speed Multifunction Data Acquisition Device. M.Catelani, L.Ciani, S.Giovannetti, A.Zanobini

Uncertainty Analysis in High-Speed Multifunction Data Acquisition Device. M.Catelani, L.Ciani, S.Giovannetti, A.Zanobini 011 International Workshop on DC Modelling, Testing and Data Converter nalysis and Design and IEEE 011 DC Forum June 30 - July 1, 011. Orvieto, Italy. Uncertainty nalysis in High-Speed Multifunction Data

More information

Chapter 4: Techniques of Circuit Analysis

Chapter 4: Techniques of Circuit Analysis Chapter 4: Techniques of Circuit Analysis This chapter gies us many useful tools for soling and simplifying circuits. We saw a few simple tools in the last chapter (reduction of circuits ia series and

More information

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome

More information

CHAPTER 13. Solutions for Exercises

CHAPTER 13. Solutions for Exercises HPT 3 Solutions for xercises 3. The emitter current is gien by the Shockley equation: i S exp VT For operation with i, we hae exp >> S >>, and we can write VT i S exp VT Soling for, we hae 3.2 i 2 0 26ln

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

Electronic Devices and Circuits Lecture 16 - Digital Circuits: CMOS - Outline Announcements (= I ON V DD

Electronic Devices and Circuits Lecture 16 - Digital Circuits: CMOS - Outline Announcements (= I ON V DD 6.01 - Electronic Deices and Circuits Lecture 16 - Digital Circuits: CMOS - Outline Announcements Handout; Web posting - Lecture Outline and Summary; two readings Exam - Wednesday, No. 5, 7:30-9:30 pm,

More information

PURPOSE: See suggested breadboard configuration on following page!

PURPOSE: See suggested breadboard configuration on following page! ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis

More information

Feedback Control G 1+FG A

Feedback Control G 1+FG A Introduction to Operational Amplifiers Circuit Functionality So far, only passive circuits (C, L and LC) have been analyzed in terms of the time-domain operator T and the frequency-domain operator A(ω),

More information

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech

More information

ERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM

ERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM 106 SOUTH AFRICAN INSTITUTE OF ELECTRICAL ENGINEERS Vol.101(3) September 2010 ERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM S. Nihtianov* and X. Guo* # *

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

1 S = G R R = G. Enzo Paterno

1 S = G R R = G. Enzo Paterno ECET esistie Circuits esistie Circuits: - Ohm s Law - Kirchhoff s Laws - Single-Loop Circuits - Single-Node Pair Circuits - Series Circuits - Parallel Circuits - Series-Parallel Circuits Enzo Paterno ECET

More information

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon email: callafon@ucsd.edu TA: Younghee Han tel. (858) 8221763/8223457, email: y3han@ucsd.edu class information and lab handouts will be available

More information

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture

More information

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis

More information

Discontinued Product

Discontinued Product Discontinued Product This device is no longer in production. The device should not be purchased for new design applications. Samples are no longer available. Date of status change: November 1, 21 Recommended

More information

LD1117 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

LD1117 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS LD7 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIE OLTAGE REGULATORS LOW DROPOUT OLTAGE ( TYP) 2.85 DEICE PERFORMANCES ARE SUITABLE FOR SCSI-2 ACTIE TERMINATION OUTPUT CURRENT UP TO 800mA FIXED OUTPUT OLTAGE

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Sensing, Computing, Actuating

Sensing, Computing, Actuating Sensing, Computing, Actuating Sande Stuij (s.stuij@tue.nl) Depatment of Electical Engineeing Electonic Systems SENSING TEMPEATUE, SELF-HEATING (Chapte.,., 5.) 3 Engine coolant tempeatue senso https://www.youtube.com/watch?=q5637fsca

More information

ME224 Lab 5 - Thermal Diffusion

ME224 Lab 5 - Thermal Diffusion ME4 Lab 5 ME4 Lab 5 - hermal Diffusion (his lab is adapted from IBM-PC in the laboratory by B G homson & A F Kuckes, Chapter 5) 1. Introduction he experiments which you will be called upon to do in this

More information

MATLAB SYMBOLIC COMPUTATION FOR THE STEADY STATE MODELING OF SYMMETRICALLY LOADED SELF EXCITED INDUCTION GENERATOR. Gurung K., Freere P.

MATLAB SYMBOLIC COMPUTATION FOR THE STEADY STATE MODELING OF SYMMETRICALLY LOADED SELF EXCITED INDUCTION GENERATOR. Gurung K., Freere P. TB BO OPUTTON O THE TED TTE ODENG O ET ODED E ETED NDUTON GENETO Gurung K., reere P. Department of Electrical and Electronics Engineering Kathmandu Uniersity, P.O.Box: 650, Kathmandu, Nepal orresponding

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

More information

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

Electrical Engineering Fundamentals for Non-Electrical Engineers

Electrical Engineering Fundamentals for Non-Electrical Engineers Electrical Engineering Fundamentals for Non-Electrical Engineers by Brad Meyer, PE Contents Introduction... 3 Definitions... 3 Power Sources... 4 Series vs. Parallel... 9 Current Behavior at a Node...

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

ELECTRONIC DEVICES. Assist. prof. Laura-Nicoleta IVANCIU, Ph.D. C1 Introduction. Fundamentals.

ELECTRONIC DEVICES. Assist. prof. Laura-Nicoleta IVANCIU, Ph.D. C1 Introduction. Fundamentals. ELETRONI DEVIES Assist. prof. Laura-Nicoleta IVANIU, Ph.D. Introduction.. Introduction.. ontents ourse presentation Desired outcome. Ealuation. Laura-Nicoleta IVANIU, Electronic deices 2 Introduction..

More information

CS 436 HCI Technology Basic Electricity/Electronics Review

CS 436 HCI Technology Basic Electricity/Electronics Review CS 436 HCI Technology Basic Electricity/Electronics Review *Copyright 1997-2008, Perry R. Cook, Princeton University August 27, 2008 1 Basic Quantities and Units 1.1 Charge Number of electrons or units

More information

Conditions for Capacitor Voltage Regulation in a Five-Level Cascade Multilevel Inverter: Application to Voltage-Boost in a PM Drive

Conditions for Capacitor Voltage Regulation in a Five-Level Cascade Multilevel Inverter: Application to Voltage-Boost in a PM Drive Conditions for Capacitor oltage Regulation in a FieLeel Cascade Multileel Inerter: Application to oltageboost in a PM Drie John Chiasson, Burak Özpineci, Zhong Du 3 and Leon M. Tolbert 4 Abstract A cascade

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Fig. 1-1 Current Flow in a Resistive load

Fig. 1-1 Current Flow in a Resistive load 1 Electric Circuits: Current flow in a resistive load flows either from (-) to () which is labeled below as Electron flow or the Conventional flow from () to (-). We will use conventional flow in this

More information

The current source. The Active Current Source

The current source. The Active Current Source V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.

More information

1. Review of Circuit Theory Concepts

1. Review of Circuit Theory Concepts 1. Review of Circuit Theory Concepts Lecture notes: Section 1 ECE 65, Winter 2013, F. Najmabadi Circuit Theory is an pproximation to Maxwell s Electromagnetic Equations circuit is made of a bunch of elements

More information

OPAMPs I: The Ideal Case

OPAMPs I: The Ideal Case I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,

More information

PY3107 Experimental Physics II

PY3107 Experimental Physics II PY3107 Experimental Physics II ock-in Amplifiers MP aughan and F Peters Related Experiments ock-in ab ignal processing and phase sensitive detection using a lock-in amplifier The problem The signal to

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Experiment # 5 5. Coupled Water Tanks

Experiment # 5 5. Coupled Water Tanks Experiment # 5 5. Coupled Water Tanks 5.. Objectives The Coupled-Tank plant is a Two-Tank module consisting of a pump with a water basin and two tanks. The two tanks are mounted on the front plate such

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Module No. 07 Differential and Operational Amplifiers Lecture No. 39 Summing, Scaling and Averaging Amplifiers (Refer

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

THE MULTI INPUT-MULTI OUTPUT STATE SPACE AVERAGE MODEL OF KY BUCK-BOOST CONVERTER INCLUDING ALL

THE MULTI INPUT-MULTI OUTPUT STATE SPACE AVERAGE MODEL OF KY BUCK-BOOST CONVERTER INCLUDING ALL THE MUTI INPUT-MUTI OUTPUT STATE SPACE AVERAGE MODE OF KY BUCK-BOOST CONVERTER INCUDING A OF THE SYSTEM PARAMETERS Mohammad Reza Modabbernia 1, Seyedeh Shia Nejati 2 & Fatemeh Kohani Khoshkbijari 3 1 Electrical

More information

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP) emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)

More information

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS 1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,

More information

CMOS Inverter (static view)

CMOS Inverter (static view) Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:

More information

Design of CMOS Analog Integrated Circuits. Basic Building Block

Design of CMOS Analog Integrated Circuits. Basic Building Block Desin of CMOS Analo Inteated Cicuits Fanco Malobeti Basic Buildin Block F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block INERTER WITH ACTIE LOAD The simplest fom of ain stae, the

More information

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS MICRONAS INTERMETALL HAL1...HAL, HAL Hall Effect Sensor ICs Edition May, 1997 1--1DS MICRONAS HAL1...HAL HAL Hall Effect Sensor IC in CMOS technology Common Features: switching offset compensation at khz

More information

Chapter 5. BJT AC Analysis

Chapter 5. BJT AC Analysis Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer Michael W. Marcellin Please follow all rules, procedures and report requirements as described at the beginning of the document entitled ECE 220 Laboratory

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 9-2266; Rev 2; 6/3 3ppm/ C, Low-Power, Low-Dropout General Description The high-precision, low-power, low-dropout voltage reference features a low 3ppm/ C (max) temperature coefficient and a low dropout

More information