# Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Size: px
Start display at page:

Download "Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati"

Transcription

1 Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing the BJT Part 2 In the last class we discussed about fixed bias scheme and saw that this biasing scheme is highly sensitive to variation of beta. If beta changes, then the operating point will shift. Let us discuss some other scheme of biasing where this effect of change of beta on the operating point can be counted by designing the biasing scheme parameters specifically. One method of biasing which we will now discuss is emitter bias. In emitter bias scheme there is a resistance in the emitter. That is R E this resistance in the emitter serves one particular purpose. That we will discuss. (Refer Slide Time: 2:09) But the difference between the fixed bias and this emitter bias scheme is that we have a resistance in the emitter circuit. Emitter to ground has a resistance R E. In this scheme we now find out what will be the base current I B? Applying the Kirchoff s voltage law again in the loop from V CC if we travel to ground through the base then we get V CC minus this drop which is I E into R E minus I B into R B is equal to zero. V CC minus I B R B minus base to emitter voltage drop we have to consider; you cannot forget that minus V BE minus this drop I E R E equal to zero. This is the Kirchoff s voltage law in this loop. If we express this emitter current I E is equal to beta plus 1I B then we get the expression for the base current equal to V CC minus V BE divided by R B plus beta plus 1 into R E and the collector current I C can be found out after finding out this I B. We can multiply I B by beta and we get the collector current. 1

2 In all these analyses we are ignoring the leakage current or reverse saturation current because it is in the active region. We can very well neglect that reverse saturation current part. It is a linear relationship that is I C is equal to beta times of I B. If you substitute the value of I B from this expression we get the collector current as beta times this expression of I B which is V CC minus V BE divided by R B plus beta plus 1R E. This is collector current. If we know the collector current we can travel from V CC to ground through the collector emitter loop. If we now look into the expression for V CE, V CE will be V CC minus I C R C minus I E R E. We can write V CE equal to V CC minus I C R C minus I E R E. Once we know this I C we substitute this I C here and I is equal to I C +I B. I B is already known, so we can find out the operating point. (Refer Slide Time: 5:13) Here the inclusion of this resistance in the emitter serves one special purpose of selfbiasing. This circuit is also known as self-bias. That self-biasing can be understood if we see the consequence of increase of the collector current due to temperature increase. Suppose the temperature is increased then as temperature is increased, the reverse saturation current I CO will rise. I CO rises means the collector current I C will rise. As a result of this, the operating point will shift because a rise of collector current means your operating point will shift towards the saturation region from the earlier operating point. If this shifting occurs then our biasing scheme whatever we have designed will now not be valid because we have a different operating point, shifted operating point. To counter effect that, that is taken care of by this emitter resistance. If we have a rise of I C because of rise of I CO what will happen? This drop across this emitter resistance will rise because this resistance drop is I E into R E. I E into R E will increase because of increment of I C. As this drop increases the current in the base that is base current which is equal to nothing but V CC minus V BE minus I E R E divided by R B. That is the base current. If we have a rise of I C correspondingly I E will rise and so this drop I E R E will rise. As it is having a negative sign, increment of I E R E means the whole numerator quantity will be 2

3 decreased. That means we are now having I B lesser. Whatever increment has taken place in the I C that will be balanced because of this increment of I C resulting in the numerator quantity being decreased. I B will again come down and coming down of I B will in fact cause I C to come down. It will bring the I C down because beta times of I B is equal to I C. If you have I B brought down then I C will also be brought down. That means whatever increment of I C has taken place is due to increment of temperature. Because of rise of the saturation current, this effect again dropped the I B back. Because this dropping increased across this resistance, that in fact again brought down the collector current. Whatever effect was there, because of rise of I C that is counter balanced by this method of selfbiasing. That is why it is called self-biasing. This scheme is better than the fixed bias scheme in this sense and even if beta changes because of say replacement of the transistor during operation by another transistor which has a different beta then we see here in this expression that I C is equal to V CC minus V BE into beta by this expression in the denominator which is R B plus beta plus 1R E. As this I C is sensitive to beta variation because beta is sitting both in the numerator and denominator if beta changes I C will change. But if we see the expression of I C carefully and maintain one particular criterion that the resistance R B if it is very, very less then beta plus 1R E times that can be designed accordingly. While designing the biasing scheme, we can design in such a way that if we make the value of the base resistance very, very smaller than the whole expression of beta plus 1 into R E, then we can write down this expression approximately as V CC minus V BE into beta divided by this whole summation. If this term is very small than this term we can approximately write the whole denominator term as beta plus 1R E because in comparison with R B this factor is quite large if the design is done like that. (Refer Slide Time: 10:18) We can write beta plus 1R E and beta and beta plus 1 values are almost equal because beta is a high value. Suppose beta is 100; 100 and 101 can be assumed to be equal. So beta 3

4 and beta plus 1 can be cancelled out. In this expression of I C, now we will be left with final expression V CC minus V BE by R E getting rid of that term beta and that is the aim of our design because we should get rid of the term beta in the expression for I C since beta variation then will not affect the I C. I C will not vary with beta. Finally in this expression of I C we see that V CC minus V BE, V BE is that constant drop of 0.7 volt for silicon, V CC is a constant biasing voltage that we applied and R E once we designed R E we are not going to change it. This whole expression is now the expression for I C and it is not affected by beta. I C is independent of beta if we maintain this particular design criterion. Under this condition only I C will be independent of beta. As long as this condition holds that we have designed the values of R B and R E in such a way that for that particular transistor with a particular value of beta this condition is maintained then we get almost constant biasing scheme. The collector current will not vary with beta that means we are a getting an operating point which is stabilized. This scheme is better than the fixed bias scheme. Another scheme is there which is collector feedback bias. In the collector feedback bias this collector is having a feedback resistance which is connected to base. That means there is this feedback loop from collector to base through this resistance R B. Here this is the biasing scheme. Along with the signal when you apply, for this common emitter amplifier, here the input signal we apply at the input between this point and the ground and AC input signal we want to amplify. At the collector point with respect to ground we are expecting an amplified signal without distortion at the output that is the AC output signal. (Refer Slide Time: 12:53) The presence of these capacitances C 1 and C 2 are to couple the signal effectively and under DC condition when we only discuss the biasing scheme these capacitances are open circuiting because under DC condition capacitance offers infinite capacitive reactance. It is almost open circuit. The DC equivalent circuit for this whole amplifier if we draw we will be left with the circuit which is shown here. Here we are not having this 4

5 capacitance of C 1 and C 2 and the other side R C, R B are there and here we are having a scheme for biasing which is not having a resistance in the emitter. First of all we are only having the capacitor to base biasing resistance R B and there is no resistance in the emitter. This is a different scheme of biasing which is known as collector feedback bias scheme. In this collector feedback biasing scheme if we analyze the circuit and find out what will be the base current, what will be the collector current and correspondingly what will be the collector to emitter voltage that will define the operating point because operating point is defined by the DC collector current and collector to emitter DC voltage. We need to find out for this biasing scheme the collector current, the collector to emitter voltage in order to know the operating point Q which is known as quiescent point or silent point means without any signal when we first find out the DC condition. When you apply the signal for amplification then we will have to analyze it in different way drawing the AC equivalent circuit and that we will take up later. For the time being now let us find out what will be the I C current, what will be V CE? For this DC equivalent circuit, the current through this R C will be I C +I B because here this base current is flowing into the base and emitter current is I B +I C that is the emitter current. The current which is flowing into the transistor must be the same emitter current because that is the current which is out going from the transistor. In order to validly follow the loop the incoming current into this transistor must be equal to the outgoing current. This collector to emitter ground circuit separately if we consider then we can write down this. We can see this whole circuit because V CC is having positive and negative terminal, positive will be here and this is negative, this is ground. So the current which is coming out from the positive terminal of the source must be the same current which will be flowing into the negative terminal. (Refer Slide Time: 16:31) The current which is this current that is the current which is through this resistance R C has to be then definitely same I E current I C +I B because this current is I E. This completes 5

6 this outgoing current from the source and entering current into the source. So that two are equal. That is why the current which is seen here is I C +I B or that is equal to I E. One part of this current will flow to the base. That is the base current. The other part will flow into the collector and then this collector current and this base current will meet in the emitter that will be together flowing. That is summation of this collector and base current is equal to the emitter current. If we want to find out the collector current then we must first find out base current and then we will multiply it by beta. What is the base current? In order to know the base current we have to follow the travel from V CC through R B, through base to ground and apply Kirchoff s voltage law. If you apply Kirchoff s voltage law then from this point, it is positive point of the V CC and it will be V CC minus this drop which is equal to I C plus I B into R C minus this drop which is equal to I B into R B minus V BE base to emitter voltage; that is equal to zero. Because this point emitter and ground that is the same point we are not having any resistance there. This is the ground potential, emitter is ground potential. We can further simplify this expression by putting I C equal to beta times of I B. I want to find the expression in terms of I B because then we can easily find out what is the value of I B. Whatever I C I can write it as beta times of I B and then I have the unknown which is I B only. Now we get the expression as V CC minus beta plus 1 into I B into R C minus I B into R B minus V BE is equal to zero or we can further simplify it by writing it as V CC minus R B plus beta plus 1 into R C whole into I B. Taking I B common between this term and this term I am getting this expression minus V BE is equal to zero. Now I can very easily find out what is the value of I B? What is the value of I B? I B is equal to V CC minus V BE divided by R B plus beta plus 1 into R C. This expression of I B will lead us to find out I C by simply multiplying I B by beta. Beta times this expression V CC minus V BE by denominator, R B plus beta plus 1 into R C, this is my I C. I have found out the value of I C by putting the values of corresponding resistances and the value of beta for the particular transistor that we are using as well as the applied biasing voltage V CC because here one voltage source is used that is V CC and we can easily find out the value of I C. What is the value of collector to emitter voltage that is required to be known? V CE can be found out if I travel from V CC towards ground through the collector emitter part. Starting from this point V CC minus I C plus I B into R C minus V CE equal to zero. That is the Kirchoff s voltage law in this output circuit. That is V CC minus I C plus I B into R C minus V CE equal to zero. From here I can find out what is V CE? V CE is equal to V CC minus R C plus I B into R C. We are having the operating point defined by I C and V CE. 6

7 (Refer Slide Time: 21:21) Having known the operating point now let us see whether the bias stabilization is satisfied here or not meaning in what way the change of beta will affect the collector current? Here we are considering change of beta which is actually more prominent than the other changes which may also occur like temperature change. But we are considering beta change which has a dominating effect on this change of I C corresponding to the shifting of the operating point Q. Let us find out how the change of beta is going to affect the collector current. In this expression it is very clear that beta is there in both the numerator and denominator for this expression for I C. So definitely it is very sensitive to beta variation. If we can design the biasing scheme in such a way that we can have the expression for I C getting rid of the term beta in the limiting condition of some limiting design specification being made then we can achieve that. For that intuitively we can see that in the denominator of this I C expression we are having R B plus beta plus 1 R C. Like as we have done earlier in emitter base configuration if we now can make the value of R B to be very, very small in comparison with the other term in the denominator that is beta plus 1 R C then we can write this whole expression as having in the denominator beta plus 1R C. That s actually possible if R B is very, very less than beta plus 1R C. Then we can write the expression for I C as V CC minus V BE into beta by beta plus 1R C and then we can cancel beta and beta plus 1 which are nearly equal because beta is a high value and then we will be getting an expression which is not having beta. That is what is obtained here. Finally if this condition is met that is R B is very, very less than beta plus 1R C then we can get that I C is approximately equal to, exact expression it is not so; but after satisfying this design criteria we can write approximately I C equal to V CC minus V BE by R C and here it is independent of beta. 7

8 (Refer Slide Time: 24:25) That means we are making this I C independent of beta after meeting the design specification in this way. This is a key expression or the key design condition we have to meet while designing this biasing scheme and then we can achieve that I C being insensitive to beta. This collector feedback bias can be actually combined with the emitter bias which we discussed earlier in order to give a biasing scheme which is emitter and collector feedback bias scheme. Here collector feedback resistance is there which is at the collector to base resistance and this emitter is also having a resistance. Basically this scheme is having both the aspects of collector feedback bias as well as emitter bias or self bias. This is the biasing scheme that when you apply to a common emitter transistor amplifier, the whole circuit for this amplifier will be like this. Here we are applying the AC input signal and we will be getting the AC output signal at this point at the output and in order to analyze the circuit in the biasing condition, we have to find out the DC equivalent circuit and the equivalent DC circuit for this amplifier is this one. C 1 and C 2 being open circuited under DC condition, we are getting this collector emitter feedback bias. Here there is this resistance in the emitter; others are same as the scheme that just now we discussed that is the collector feedback bias scheme. Here also we can find out the insensitivity of I C to beta condition. 8

9 (Refer Slide Time: 26:28) First of all in order to find out what is the collector current we must find out base current. KVL being applied to the circuit having this collector base loop, we will apply the KVL in this loop. It will be V CC minus I C plus I B into R C minus I B into R B minus V BE minus beta plus 1I B into R E is equal to zero. Here we will have to be careful that R E is the resistance in the emitter. It is not simply grounded it is through a resistance that is grounded. We have this equation; here instead of writing I E it is just written in this way. For easy calculation of I B we have written down I E is equal to I C +I B that is equal to beta plus 1I B. Using this we are getting the final expression of I B from these equations after simplification. First step simplification is we have to write down I C is equal to beta times I B. All the ICs we will be writing down as beta times of I B. Then we get beta times I B plus I B into R C minus I B into R B minus V BE minus beta plus 1I B into R E is equal to zero or taking I B common we get V CC minus R B plus beta plus 1 into R C plus R E minus V BE is equal to zero. What we get in the expression for I B is this one. V CC minus V B by R B plus beta plus 1 into R C plus R E. In the earlier collector feedback bias scheme we had here R B plus beta plus 1R C. But in this scheme R E term will come. R E will be coming in the denominator in extra with R C. 9

10 (Refer Slide Time: 28:43) If we know I B we can find out I C by multiplying with beta and correspondingly we can find out V CE which is equal to V CC minus this drop minus this drop. That means V CC minus I C plus I B into R C minus I B plus I C into R E. Combining I C +I B, taking it common we can write this expression. This is V CC expression. This is I C. So we know what will be the Q point which is defined by I C and V CE? (Refer Slide Time: 29:22) What about the bias stabilization under this circuit? The condition is if R B is very, very less as compared to beta plus 1 into R C plus R E then we can write approximately I C equal to V CC minus V BE into beta divided by beta plus 1 R C plus R E. We can cancel out beta 10

11 and beta plus 1 and final expression will be I C almost equal to or approximately equal to V CC minus V BE by R C plus R E. Here we are getting rid of the beta term. So we have made I C independent of beta provided we maintain this design scheme of making or keeping R B very less as compared to beta plus 1 into R C plus R E. You have to design it like this; design the circuit like this. That means keeping in view this criterion that only if this is met then the I C, collector current can be made insensitive to beta. Finally we will discuss a scheme which is most popularly used having advantages which is known as voltage divider bias scheme or potential divider bias scheme. (Refer Slide Time: 30:50) In this scheme apart from using a single resistance R B there are 2 resistances R 1 and R 2 being used in this fashion. Others are similar to the earlier schemes. That means R C and R E are there and we do not have a single R B but we are having R 1 and R 2. That is a potential dividing scheme like this one is used for this bias scheme and this is the whole amplifier circuit. In this circuit if we analyze the DC condition that means we open circuit C 1 and C 2 under DC condition. It will be this circuit which is the DC equivalent circuit for this amplifier. Here R 1, R 2, R C and R E are the resistances in the collector and emitter. 11

12 (Refer Slide Time: 31:54) For easy analysis I have divided or separated out the resistances R 1 and R 2 with V CC and the other is R C and R E. This is also sharing this V CC. This scheme I am drawing to easily understand the circuit and this is the base point. Collector point is here, emitter is here. In this circuit we have to find out base current. (Refer Slide Time: 32:41) What we can do is that we can simplify the circuit or we can make it more easier for analysis if we concentrate on this base to emitter circuit and try to find its equivalent Thevenin s circuit. Then we can easily analyze it and that will be clear. We look from this point into AB terminal and find out what will be this equivalent circuit by Thevenin s 12

13 theorem. We replace this V CC, R 1 and R 2 by its Thevenin s equivalent at this point. That means we look into the AB terminals from this side. We are trying to find out the equivalent Thevenin s circuit from base to ground. We will look from these two points and find out what is the Thevenin s equivalent. We know Thevenin s equivalent circuit consists of two things. One is the Thevenin s equivalent voltage and the Thevenin s equivalent resistance that we have to find out first. In order to find out Thevenin s equivalent voltage we have to open circuit these two points and find out open circuit voltage across these two points and in order to find out the Thevenin s equivalent resistance you kill the independent source V CC, find out the equivalent of these two resistances. In order to do that we will have to find out what is the Thevenin s equivalent? We have this V CC and we have this R 1 and R 2 ; basically across these two points A and B. The right side of this circuit is having all those base and collector circuit, etc but then we are finding out Thevenin s equivalent looking from this point. That is across AB we are looking at to find out the Thevenin s equivalent. Thevenin s equivalent voltage across these two points V Thevenin can be found out. It is a voltage division provided this base current is ignored. If base current is ignored then only we can find out Thevenin s equivalent like this. Because if base current is not ignored, there is a base current flowing and then this IR 1 and IR 2 will not be equal. Exactly IR 1 and IR 2 are not equal but conveniently we will ignore this base current since its value is very small and approximately we can replace this whole circuit by its Thevenin s equivalent provided this I B is ignored. It is very small, so we can neglect it. That means this current and this current are same if we neglect base current. Then we can find out this equivalence. Here this point is to be noted. Same current should flow otherwise you cannot find out Thevenin s equivalent in this way. What is Thevenin s equivalent voltage across these two points? V CC into R 2 by R 1 plus R 2 and while finding out Thevenin s equivalent resistance we must kill this voltage source, independent source. So it will be this one. Across AB we are finding out what is the equivalent resistance. Looking from this terminal that is nothing but you have this point ground; mind it this point is ground. So this is R 1 parallel R 2. These two resistances are in parallel R 1 parallel R 2. That means it is R 1 into R 2 by R 1 plus R 2. 13

14 (Refer Slide Time: 36:46) That s what we get for this circuit to the left of this base to ground. That means across this AB we are getting this Thevenin s equivalent circuit. Now we can replace easily this by V Thevenin in series with the R Thevenin resistance. The left part is taken care of by this V Thevenin and R Thevenin and this right side is exactly same. We are not doing anything. Now it is easier for us to find out the base current in this loop. If we find out the base current, what will be the base current? This is the equivalent circuit after replacing the base to ground circuit by its Thevenin s equivalent to the left. If we consider the base emitter loop V Thevenin minus I B into R Thevenin minus V BE minus I E into R E or beta plus 1 I B into R E is equal to zero. We can find out what is the base current? Base current is equal to V Thevenin minus V BE by R Thevenin plus beta plus 1 into R E. This is the expression for I B finally. Once you know I B we can find out I C. I C is equal to beta times of I B. So beta times into this whole expression and what is the collector to emitter voltage V CE? Again we have to go by this loop, apply KVL; V CC minus I C into R C minus this drop which is I E into R E. That is equal to V CE. Then V CE is equal to V CC minus I C into R C minus I C plus I B into R E also you can write or you can directly write beta plus 1 into I B into R E and I C we have already found out and we can also find out by writing it beta times of I B. Finally we get V CE and we get I C. This determines the operating part or the quiescent part 14

15 (Refer Slide Time: 38:54) The bias stabilization can be done or the I C current can be made insensitive to beta if the denominator term R Thevenin that is Thevenin s equivalent resistance can be made very, very small as compared to beta plus 1 R E. Then this expression will be boiling down to I C is almost equal to V Thevenin minus V BE by R E because beta by beta plus 1 will cancel. Since we are writing R Thevenin plus beta plus 1 into R E approximately equal to beta plus 1 into R E ignoring this R Thevenin since it is very, very less than whole term beta plus 1 into R E and V Thevenin and R Thevenin we can calculate. We already know V Thevenin; V CC into R 2 by R 1 plus R 2. R Thevenin we know R 1 parallel R 2. We have made I C insensitive to beta which will be equal to V Thevenin minus V BE by R E. There is no beta here. It is made independent of beta by choosing this properly. These resistances should be chosen properly and here one thing is to be noted that since we are having two resistances R 1 and R 2 we can very well find that combination of R 1 and R 2 ; the value is small, R 1 and R 2 will be small and the parallel combination of R 1 and R 2 will be still smaller. That can be made small in comparison with beta plus 1 R E and it is more flexible in the sense that when we had only R B, one resistance, in earlier cases then to make R B very small it was difficult because other criterion will also be there. You cannot have R B very small because I B will be increasing and there is a limiting condition for every transistor which is very much specified in the data sheets. What will be the limiting conditions, limiting power, etc. Actually we are not free to choose any value but within the limitations we can choose better values to make this happen, this condition to be satisfied and it is better to have two resistances R 1 and R 2. We can very well choose the combination in order to meet this specification than deciding on a single resistance R B that was done earlier. 15

16 (Refer Slide Time: 41:35) Let us try one example. In this potential divider circuit biasing scheme we have to find out the change in the collector current I C when beta changes from 100 to 300. (Refer Slide Time: 41:52) That is in one case beta is 100 and in the other case beta is 300. We have to see the change in the current I C. In this circuit the potential divider biasing scheme has the resistances as 8k R 1, then R C is 4.7k. V CC is 10 volt and this is an NPN transistor and then this resistance R E is 1.2k and this R 2 is 2k. This is ground and beta is also given whose value is changing actually. One is 100 first case another is 300. I will first draw the equivalent circuit using Thevenin s. This whole circuit can be written down as the circuit 16

17 using the Thevenin s equivalent like this. This is V CC. V CC is 10 volt, R C is 4.7 kilo ohm. R Thevenin and V Thevenin we have to find out. R E is given as 1.2 kilo ohm. What is V Thevenin? That is equal to V CC into R 2 by R 1 plus R 2. If we look from this base this is collector, this is emitter. You have to look from base to ground these two points. You look at the circuit to the left. I want to find out across these two points. V CC into R 2 by R 1 plus R 2 and that is equal to 10 into R 2 is equal to 2. R 2 is 2 kilo ohm; 2 by 2 plus 8 is and 10 cancel; it comes to 2 volt. V Thevenin is 2 volt and R Thevenin is R 1 plus R 2. That is R 1 R 2 by R 1 plus R 2. Multiplying these two, 2 into 8 by 8 plus 2; 16 by 10 is 1.6k. I get 1.6k R Thevenin and I get 2 volt as V Thevenin. This is the base current I B, this is the collector current I C and this is the emitter current. (Refer Slide Time: 45:02) I will find out I B. I B is equal to V Thevenin minus V BE by R B plus beta plus 1 R E. Putting down these values here V Thevenin we have found out to be 2 volt. V BE is standard 0.7 volt for silicon. I should not use R B here. R Thevenin should be proper. I should write R Thevenin. R Thevenin we have found out to be equal to 1.6k. I am keeping all this in k and this voltage is in volt so that finally current expression will be coming in milliampere. 1.6 plus beta; first case beta is 100. Let us take that 100 value and find out the current. R E is equal to 1.2k into 1.2k. This value will come to be milliampere or 10 to the power 3 in order to write down in microampere. This is milliampere; 10 to the power 3 if we multiply, it will be microampere. This microampere current is flowing in the base. Corresponding collector current is beta times of I B. Beta value are 100 into milliampere and that is equal to milliampere. This is the first case when beta was 100. Second case when beta has risen to 300 let us find out. For that case when beta is equal to 300 here I B will be now changing. I B value will be Only beta is changing others are same. I write down for that value of beta 300 plus 1. Here I am only substituting. V 17

18 Thevenin is 2, V BE is 0.7, R Thevenin is 1.6, beta plus 1 is 300 plus 1 into R E is 1.2k and this value comes out to be milliampere. I B is now microampere. (Refer Slide Time: 47:36) This different value of beta gives different I B. I C will also be different. In this case I C is equal to beta times of I B equal to 300 into That will be equal to milliampere. In the first case collector current was milliampere for beta is equal to 100. When beta is 300 that is 3times it has increased. The corresponding I C value we get is In the first case I C was This is and now we have got milliampere. Even though beta has increased 3 times, percentage value of increase if we see from 100 to 300, 200% times increment of value of beta that will be still giving a rise of I C which is very, very marginal. That is you can find out this change of del I C percentage; minus or if I do this other way round that is minus by 1.075; that can be found out. The percent has changed. That will come to only 1.5%. When you change the beta, for 200% change of I B still we get only 1.5% change of I C. 18

19 (Refer Slide Time: 49:41) That is actually possible because in this design if we cross check the values of R Thevenin and beta plus 1 into R E the design specification that is to be met is R Thevenin should be very, very less than beta plus 1 R E. Is it so here? It must be there because otherwise you would not have got such a marginal increment of I C. Let us see what is beta plus 1 into R E? In first case beta is 100 plus 1 into R E is 1.2k; 101 into 1.2 is 121 kilo ohm and the value of R Thevenin is 1.6 kilo ohm. R Thevenin and beta plus 1 R E if you compare then you see one value is 1.6k, other is 121k. This whole term is very, very less than this. That means our design specification has been already met. That is why the I C is almost insensitive to beta. Even though beta is changing so much, 200% change but still we are not having corresponding high change of I C and that is the beauty of this design scheme. Here we are making it possible by this design criterion being satisfied. That is why we have the potential divider biasing scheme or voltage divider biasing scheme being used very, very popularly in transistor amplifiers and we basically find its applications in amplifiers. Mostly this potential divider biasing scheme has advantages over the other biasing schemes that are already discussed like the different variations of emitter bias like collector emitter feedback bias. Then earlier we have also discussed collector feedback bias without the emitter resistance. As compared to the all the schemes this voltage divider biasing scheme will edge over the others because of this flexibility in designing. We can design the biasing scheme very effectively by choosing properly the values of R 1 and R 2 to be quite small. R 1 and R 2 values actually have to be made small so that you can maintain this condition. R Thevenin which is nothing but R 1 parallel R 2 should be less than beta plus 1 into R E. In the other case for this example if you consider, the change of beta as it is 300, new value of beta is 300 for that case still it will be maintained. That can be also checked. It will be even further met because if beta is equal to 300, beta plus 1 is into 1.2k; this value if you consider it will be still higher as compared to this Thevenin resistance R, 1.6 kilo ohm

20 (Refer Slide Time: 53:25) Both the cases if we see our design specification is met. That is why we have seen that this scheme is very, very effective from the point of view of beta change. Here we are discussing the beta change predominantly. There are other factors that may be present for change of the operating point, one being the leakage current change. That is the temperature at which we are working with the amplifier if that temperature changes suppose it is increasing then corresponding value of I CO will also increase and that value of I CO when it increases, it is increasing the I C value. Again the operating point shifting will be there but still the effect of beta change actually will be very, very dominant than that I CO change and that is why we are mainly focusing on this change of I C due to beta. This is the potential divider biasing scheme and we now consider the collector feedback bias scheme. Suppose we have a scheme which is using the collector emitter feedback bias. That is this transistor is having this 4.7k, here 250k and this is fed back. This collector point with base is fed back to this 250k resistance and we have this 1.2k. In this case V CC is 10 volt. Here we will be applying this input signal and we will be getting the output here but with a capacitor which will be there. It will have a coupling capacitor C 2 and there also it will have a coupling capacitor C 1. If we consider the DC circuit then this will be removed. We can find out I C and V CE. Find out I CQ and V CEQ which is the value of I C and V C for the operating point. For this particular case using this expression beta into V CC minus V BE by R B, R B is this one; R C is this one and R E is this one. So R B plus beta plus 1 into R C plus R E ; putting these values we will be getting the I CQ. Similarly V CEQ can be found out. This is I C, this is I E and the I B is flowing in this loop. V CC minus I C plus I B. Here this I C +I B current is flowing and this has to be taken care of. I C +I B into 4.7 plus R E is 1.2. If we put these values we can find out I C first. Beta is 90. Putting the values, 90, 10 minus 0.7, all these values, R B is 250 plus beta plus 1 being 91; R C plus R E, R C is 4.7 and R E is

21 (Refer Slide Time: 57:39) With these values we get finally I C is equal to 1.06 milliampere and V CEQ is equal to We can check this calculation and this will be the operating point Q. The Q is written in the subscript meaning that these are the values for that operating point condition; that is the DC condition. That is the Q point. You can find out the Q point on this load line where it will be either here or here or here. The location of the Q point is important. (Refer Slide Time: 58:26) In this whole discussion we have discussed about different biasing schemes. We have seen that the potential divider biasing scheme has more flexibility as well as it is insensitive to beta after maintaining or till we maintain a particular design consideration 21

22 with respect to the resistances being connected. Till that limiting condition is satisfied we can make the operating point insensitive to change in beta. 22

### Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### (Refer Slide Time: 1:41)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 13 Module no 01 Midband Analysis of CB and CC Amplifiers We are

### Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

### Chapter 2 - DC Biasing - BJTs

Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

### (Refer Slide Time: 1:22)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 19 Module no 01 Problem Session 5 on Frequency Response of Small

### (Refer Slide Time: 1:49)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide

### (Refer Time Slide: 1:35)

Analog Electronic Circuits Prof. S. C. Dutta Roy Department of Electrical Engineering. Indian Institute of Technology Delhi Lecture No 04 Problem Session 1 On DC Analysis of BJT Circuits This is the fourth

### ESE319 Introduction to Microelectronics. BJT Biasing Cont.

BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple

### KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

### DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

### Power System Analysis Prof. A. K. Sinha Department of Electrical Engineering Indian Institute of Technology, Kharagpur

Power System Analysis Prof. A. K. Sinha Department of Electrical Engineering Indian Institute of Technology, Kharagpur Lecture - 9 Transmission Line Steady State Operation Welcome to lesson 9, in Power

### Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Module No. 07 Differential and Operational Amplifiers Lecture No. 39 Summing, Scaling and Averaging Amplifiers (Refer

### Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institution of Technology, Madras

Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institution of Technology, Madras Lecture - 32 Network Function (3) 2-port networks: Symmetry Equivalent networks Examples

### Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

### Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur. Module 3 Lecture 8

Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur Module 3 Lecture 8 Welcome to lecture number 8 of module 3. In the previous

### Chapter 5. BJT AC Analysis

Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

### Circuits for Analog System Design Prof. Gunashekaran M K Center for Electronics Design and Technology Indian Institute of Science, Bangalore

Circuits for Analog System Design Prof. Gunashekaran M K Center for Electronics Design and Technology Indian Institute of Science, Bangalore Lecture No. # 08 Temperature Indicator Design Using Op-amp Today,

### CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

### Electrical Machines-I Prof. D. Kastha Department of Electrical Engineering Indian Institute of Technology, Kharagpur

Electrical Machines-I Prof. D. Kastha Department of Electrical Engineering Indian Institute of Technology, Kharagpur Lecture - 20 Potential and Current Transformers (Refer Slide Time: 00:37) So far we

### Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras

Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 14 Oscillators Let us consider sinusoidal oscillators.

### Tutorial #4: Bias Point Analysis in Multisim

SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Tutorial #4: Bias Point Analysis in Multisim INTRODUCTION When BJTs

### Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay Week 05 Module - 05 Tutorial No.4 Welcome everyone my name is Basudev Majumder, I am

### Junction Bipolar Transistor. Characteristics Models Datasheet

Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,

### Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

### Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome

### BASIC ELECTRONICS PROF. T.S. NATARAJAN DEPT OF PHYSICS IIT MADRAS LECTURE-3 ELECTRONIC DEVICES -II RESISTOR SERIES & PARALLEL

BASIC ELECTRONICS PROF. T.S. NATARAJAN DEPT OF PHYSICS IIT MADRAS LECTURE-3 ELECTRONIC DEVICES -II RESISTOR SERIES & PARALLEL Hello everybody we are doing a course on basic electronics by the method of

### Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

### As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both

### Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

### Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working

### Operational Amplifiers

Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

### Design of Steel Structures Prof. Damodar Maity Department of Civil Engineering Indian Institute of Technology, Guwahati

Design of Steel Structures Prof. Damodar Maity Department of Civil Engineering Indian Institute of Technology, Guwahati Module 7 Gantry Girders and Plate Girders Lecture - 3 Introduction to Plate girders

### High Voltage DC Transmission Prof. Dr. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur

High Voltage DC Transmission Prof. Dr. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur Module No. # 02 Lecture No. # 09 Analysis of Converter Circuit So, let us,

### Homework Assignment 08

Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

### Lecture Notes on DC Network Theory

Federal University, Ndufu-Alike, Ikwo Department of Electrical/Electronics and Computer Engineering (ECE) Faculty of Engineering and Technology Lecture Notes on DC Network Theory Harmattan Semester by

### CHAPTER 7 - CD COMPANION

Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect

### Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today

### figure shows a pnp transistor biased to operate in the active mode

Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

### Basic Electrical Technology Prof. Dr. L. Umanand Department of Electrical Engineering Indian Institute of Science, Bangalore

Basic Electrical Technology Prof. Dr. L. Umanand Department of Electrical Engineering Indian Institute of Science, Bangalore Lecture - 18 Transformer Basics Part - II Hello everybody, in the last session

### An Ultra Low Resistance Continuity Checker

An Ultra Low Resistance Continuity Checker By R. G. Sparber Copyleft protects this document. 1 Some understanding of electronics is assumed. Although the title claims this is a continuity checker, its

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### Dynamics of Ocean Structures Prof. Dr Srinivasan Chandrasekaran Department of Ocean Engineering Indian Institute of Technology, Madras

Dynamics of Ocean Structures Prof. Dr Srinivasan Chandrasekaran Department of Ocean Engineering Indian Institute of Technology, Madras Module - 1 Lecture - 7 Duhamel's Integrals (Refer Slide Time: 00:14)

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### 6.012 Electronic Devices and Circuits

Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless

### Switched Mode Power Conversion Prof. L. Umanand Department of Electronics Systems Engineering Indian Institute of Science, Bangalore

Switched Mode Power Conversion Prof. L. Umanand Department of Electronics Systems Engineering Indian Institute of Science, Bangalore Lecture - 19 Modeling DC-DC convertors Good day to all of you. Today,

### In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents around an electrical circuit. This is a short lecture,

### (Refer Slide Time: 03:41)

Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 25 PN Junction (Contd ) This is the 25th lecture of this course

### I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

### ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

Common Emitter BJT Amplifier 1 Adding a signal source to the single power supply bias amplifier R C R 1 R C V CC V CC V B R E R 2 R E Desired effect addition of bias and signal sources Starting point -

### Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multi-stage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier

### Section 5.4 BJT Circuits at DC

12/3/2004 section 5_4 JT Circuits at DC 1/1 Section 5.4 JT Circuits at DC Reading Assignment: pp. 421-436 To analyze a JT circuit, we follow the same boring procedure as always: ASSUME, ENFORCE, ANALYZE

### The Common-Emitter Amplifier

c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

### ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

### (e V BC/V T. α F I SE = α R I SC = I S (3)

Experiment #8 BJT witching Characteristics Introduction pring 2015 Be sure to print a copy of Experiment #8 and bring it with you to lab. There will not be any experiment copies available in the lab. Also

### Antennas Prof. Girish Kumar Department of Electrical Engineering Indian Institute of Technology, Bombay. Module 02 Lecture 08 Dipole Antennas-I

Antennas Prof. Girish Kumar Department of Electrical Engineering Indian Institute of Technology, Bombay Module 02 Lecture 08 Dipole Antennas-I Hello, and welcome to today s lecture. Now in the last lecture

### assess the biasing requirements for transistor amplifiers

1 INTODUTION In this lesson we examine the properties of the bipolar junction transistor (JT) amd its typical practical characteristics. We then go on to devise circuits in which we can take best advantage

### Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also

### Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007

### Bipolar junction transistors

Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

### Chapter 10 Instructor Notes

G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

### Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority

### Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

lectronic ircuits Transistor Bias ircuits Manar Mohaisen Office: F208 mail: manar.subhi@kut.ac.kr Department of Review of the Precedent Lecture Bipolar Junction Transistor (BJT) BJT haracteristics and

### Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

### Applied Thermodynamics for Marine Systems Prof. P. K. Das Department of Mechanical Engineering Indian Institute of Technology, Kharagpur

Applied Thermodynamics for Marine Systems Prof. P. K. Das Department of Mechanical Engineering Indian Institute of Technology, Kharagpur Lecture 2 First Law of Thermodynamics (Closed System) In the last

### Engineering 1620 Spring 2011 Answers to Homework # 4 Biasing and Small Signal Properties

Engineering 60 Spring 0 Answers to Homework # 4 Biasing and Small Signal Properties.).) The in-band Thevenin equivalent source impedance is the parallel combination of R, R, and R3. ( In-band implies the

### Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

### ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

### Switching circuits: basics and switching speed

ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V

### University of Pittsburgh

University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:

### II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours

### BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply

### VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

### Power Electronics. Prof. B.G Fernandes. Department Of Electrical Engineering. Indian Institute of Technology, Bombay.

Power Electronics Prof. B.G Fernandes Department Of Electrical Engineering Indian Institute of Technology, Bombay Lecture No - 13 Let me recapitulate whatever that I did in my last class. In one of the

### Theory of Computation Prof. Raghunath Tewari Department of Computer Science and Engineering Indian Institute of Technology, Kanpur

Theory of Computation Prof. Raghunath Tewari Department of Computer Science and Engineering Indian Institute of Technology, Kanpur Lecture 10 GNFA to RE Conversion Welcome to the 10th lecture of this course.

### 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

à 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I

### Biasing the CE Amplifier

Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

### Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction

### Circle the one best answer for each question. Five points per question.

ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

### Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits Bipolar Junction Transistors Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of Precedent Class Explain the Operation of the Zener Diode Explain Applications

### Transistor Characteristics and A simple BJT Current Mirror

Transistor Characteristics and A simple BJT Current Mirror Current-oltage (I-) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current

### Operation and Supply Chain Management Prof. G. Srinivasan Department of Management Studies Indian Institute of Technology, Madras

Operation and Supply Chain Management Prof. G. Srinivasan Department of Management Studies Indian Institute of Technology, Madras Lecture - 3 Forecasting Linear Models, Regression, Holt s, Seasonality

### Electric Circuits Part 2: Kirchhoff s Rules

Electric Circuits Part 2: Kirchhoff s Rules Last modified: 31/07/2018 Contents Links Complex Circuits Applying Kirchhoff s Rules Example Circuit Labelling the currents Kirchhoff s First Rule Meaning Kirchhoff

### Device Physics: The Bipolar Transistor

Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches

### Small-Signal Midfrequency BJT Amplifiers

Small-Signal Midfrequency JT Amplifiers 6.. INTRODUTION For sufficiently small emitter-collector voltage and current excursions about the quiescent point (small signals), the JT is considered linear; it

### Advanced Hydraulics Prof. Dr. Suresh A. Kartha Department of Civil Engineering Indian Institute of Technology, Guwahati

Advanced Hydraulics Prof. Dr. Suresh A. Kartha Department of Civil Engineering Indian Institute of Technology, Guwahati Module - 5 Channel Transitions Lecture - 1 Channel Transitions Part 1 Welcome back

### SOME USEFUL NETWORK THEOREMS

APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

### (Refer Slide Time: 00:01:30 min)

Control Engineering Prof. M. Gopal Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 3 Introduction to Control Problem (Contd.) Well friends, I have been giving you various

### Lecture No. # 07 Linear System Part 4

Advanced Matrix Theory And Linear Algebra For Engineers Prof. Vittal Rao Department of Electronics Design And Technology Indian Institute of Science, Bangalore Lecture No. # 07 Linear System Part 4 You

### Chapter 9 Bipolar Junction Transistor

hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal

### Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

### PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

### Circuit Theory Prof. S.C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology, Delhi

Circuit Theory Prof. S.C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 43 RC and RL Driving Point Synthesis People will also have to be told I will tell,

### 6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

### Experiment Determining the beta where it is stable.(6) Analysis and design of dc-biased transistor configurations (9)

Visit http://electronicsclub.cjb.net for more resources DC BIASING BJTs (Analysis & Design) Design Procedure..(3) Limits of operation....(3) BJT modes of operation...(4) The Beta(h FE ).....(5) Experiment

### EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00

### ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5

ENGG 225 David Ng Winter 2017 Contents 1 January 9, 2017 5 1.1 Circuits, Currents, and Voltages.................... 5 2 January 11, 2017 6 2.1 Ideal Basic Circuit Elements....................... 6 3 January

### Theory & Practice of Rotor Dynamics Prof. Rajiv Tiwari Department of Mechanical Engineering Indian Institute of Technology Guwahati

Theory & Practice of Rotor Dynamics Prof. Rajiv Tiwari Department of Mechanical Engineering Indian Institute of Technology Guwahati Module - 5 Torsional Vibrations Lecture - 4 Transfer Matrix Approach