Session 8C-5: Inductive Issues in Power Grids and Packages. Controlling Inductive Cross-talk and Power in Off-chip Buses using CODECs
|
|
|
- Scot Brooks
- 5 years ago
- Views:
Transcription
1 ASP-DAC 2006 Session 8C-5: Inductive Issues in Power Grids and Packages Controlling Inductive Cross-talk and Power in Off-chip Buses using CODECs Authors: Brock J. LaMeres Agilent Technologies Kanupriya Gulati, Texas A&M University Sunil P. Khatri Texas A&M University January 27,
2 Motivation Power delivery is the biggest challenge facing designers entering DSM - The IC core current continues to increases (P4 = 80Amps). - The package interconnect inductance limits instantaneous current delivery. - The inductance leads to ground and power supply bounce. SSN on signal pins is the leading cause of inter-chip bus failure - Ground/power supply bounce causes unwanted switching. - Mutual Inductive cross-talk causes edge degradation which limits speed. - Mutual Inductive cross-talk causes glitches which results in unwanted switching. Further, power in off-chip buses can be significant. - Large percentage of power may be consumed in the output stages Aggressive package design helps, but is too expensive: - Flip-Chip technology can reduce the interconnect inductance. - Flip-Chip requires a unique package design for each ASIC. - This leads to longer process time which equals cost. - 90% of ASIC design starts use wire-bonding due to its low cost. - Wire-bonding has large parasitic inductance that must be addressed. January 27,
3 Our Solution Encode Off-Chip Data to Avoid Inductive Cross-talk & Power Consumption Avoid the following cases: 1) Excessive switching in the same direction = reduce ground/power bounce 2) Excessive X-talk on a signal when switching = reduce edge degradation 3) Excessive X-talk on signal when static = reduce glitching 4) At the same time, limit the number of transitions = reduce power January 27,
4 Our Solution This results in: 1) A subset of vectors is transmitted that avoids inductive X-talk & power. 2) The off-chip bus can now be ran at a higher data rate. 3) The subset of vectors running faster can achieve a higher throughput over the original set of vectors running slower. Throughput of less vectors at higher data-rate Throughput of more vectors at lower data-rate January 27,
5 Agenda 1) Inductive X-talk & Power 2) Terminology 3) Methodology 4) Experimental Results 5) Conclusion January 27,
6 1) Inductive X-Talk Supply Bounce The instantaneous current that flows when signals switch induces a voltage across the inductance of the power supply interconnect following: V bnc di = L dt When more than one signal returns current through one supply pin, the expression becomes: V bnc di = L dt NOTE: Reducing the number of signals switching in the same direction at the same time will reduce the supply bounce. January 27,
7 1) Inductive X-Talk Glitching Mutual inductive coupling from neighboring signals that are switching cause a voltage to induce on the victim that is static: The net coupling is the summation from all neighboring signals that are switching: V i glitch V i glitch di m k = ± Mik k = 1 dt k =± Mik di dt NOTE: The mutual inductive coupling can be canceled out when two neighbors of equal K ik switch in opposite directions. Also, K ik is the mutual inductive coupling coefficient January 27, M ik = Kik Li Lk
8 1) Inductive X-Talk Edge Degradation Mutual inductive coupling from neighboring signals that are switching cause a voltage to be induced on the victim that is also switching. This follows the same expression as glitch coupling: V glitch di k k = ± M1 k 1 dt The mutual inductive coupling can be manipulated to cause a positive (negative) glitch for a rising (falling) signal. Mutual coupling can thus be exploited so as to help the transition resulting in a faster rise-time or fall-time (alternately, to not hinder the risetime of the transition) January 27,
9 1) Power Power Consumption The power consumed in the output stage is proportional to the capacitance being driven, the output voltage swing, and the switching frequency. p = CV f pin 2 DD NOTE: Power is proportional to the number of switching pins. January 27,
10 2) Terminology Define the following: n = width of the bus segment where each bus segment consists of n-2 signals and 1 VDD and 1 VSS. = the segment consisting of an n-bit bus. is the segment under consideration. -1 is the segment to the immediate left. +1 is the segment to the immediate right. each segment has the same VDD/VSS placement. January 27,
11 2) Terminology Define the following: v i = the transition (vector sequence) that the i th signal in the th segment is undergoing, where v i v i v i = 1 = rising edge = -1 = falling edge = 0 = signal is static This 3-valued algebra enables us to model mutual inductive coupling of any sign January 27,
12 2) Terminology Define the following coding constraints: Supply Bounce v i if is a supply pin, the total bounce on this pin is bounded by P bnc. P bnc is a user defined constant. Glitching if v i is a signal pin and is static ( v i = 0), the total magnitude of the glitch from switching neighbors should be less than P 0. P 0 is a user defined constant. Edge Degradation if v i is a signal pin and is switching ( v i = 1/-1), the total magnitude of the coupling from switching neighbors should be greater than P 1 / P -1. This coupling should not hurt (should aid) the transition. P 1 / P -1 is a user defined constant. January 27,
13 2) Terminology - Power Define the following coding constraints: Power for a given segment, the total power consumption on that segment is bounded by Ppower. Ppower is a user defined constant. January 27,
14 2) Terminology Also define the following: p = how far away to consider coupling (ex., p = 3, consider K 11, K 12, and K 13 on each side of the victim) k q = Magnitude of coupled voltage on pin i when its q th neighbor p switches: k q di dt p = Mip January 27,
15 3) Methodology For each pin v i within segment, we will write a series of constraints that will bound the inductive cross-talk magnitude. The constraints will differ depending on whether v i is a signal or power pin. The coupling constraints will consider signals in adacent segments (+1, -1) depending on p. January 27,
16 3) Methodology Signal Pin Constraints Glitching : coupling is bounded by P 0 Example: v 2 =0, and p=3. This means the three adacent neighbors on either side of v 2 need to be considered (v -1 4, v 0, v 1, v 3, v 4, v +1 0 ). Note we use modulo n arithmetic (and consider adacent segments as required). v 2 = 0 (static) P 0 < k 3 (v 4-1 ) + k 2 (v 0 ) + k 1 (v 1 ) + k 1 (v 3 ) + k 2 (v 4 ) + k 3 (v 0 +1 ) < P 0 The constraint equation is tested against each possible transition and the transitions that violate the constraint are eliminated. January 27,
17 3) Methodology Signal Pin Constraints Edge Degradation : coupling is bounded by P 1 and P - 1 Example: v 2 = 1 or -1, and p = 3. This means the three adacent neighbors on either side of v 2 need to be considered (v -1 4, v 0, v 1, v 3, v 4, v +1 0 ). v 2 = 1 (rising) k 3 (v 4-1 ) + k 2 (v 0 ) + k 1 (v 1 ) + k 1 (v 3 ) + k 2 (v 4 ) + k 3 (v 0 +1 ) > P 1 v 2 = -1 (falling) k 3 (v 4-1 ) + k 2 (v 0 ) + k 1 (v 1 ) + k 1 (v 3 ) + k 2 (v 4 ) + k 3 (v 0 +1 ) < P -1 Again, the constraint equations are tested against each possible transition and the transitions that violate the constraints are eliminated. January 27,
18 3) Methodology Power Pin Constraints Supply Bounce : coupling is bounded by P bnc Example: v 0 =VDD or VSS. The total number of switching signals that use v 0 to return current must be considered. Due to symmetry of the bus arrangement, signal pins will always return current through two supply pins. i.e., (v -1 0 and v 0 ) or (v 4 and v +1 4 ). This results in the self inductance of the return path being divided by 2. Let z = L di/dt for any pin. Then, v 0 = VDD (z/2) (# of v i pins that are 1) < P bnc v 4 = VSS (z/2) (# of v i pins that are -1) < P bnc January 27,
19 3) Methodology Power Constraints Power Consumption : consumption is bounded by Ppower Example: For segment. The total number of switching signals can be constrained to reduce power. Segment (# of v i pins that are 1 or -1) < Ppower January 27,
20 3) Methodology Constructing Legal Vectors Sequences For each bit in the th segment bus, constraints are written. If the pin is a signal, 3 constraint equations are written; - v 0 = 0, the bit is static and a glitching constraint is written - v 0 = 1, the bit is rising and an edge degradation constraint is written. - v 0 = -1, the bit is falling and an edge degradation constraint is written. If the pin is VDD, 1 constraint equation is written to avoid supply bounce. If the pin is VSS, 1 constraint equation is written to avoid ground bounce. For the segment, 1 constraint equation is written to constrain power. January 27,
21 3) Methodology Constructing Legal Vectors Sequences This results in the total number of constraint equations written is: (3 n 3) Each equation must be evaluated for each possible transition to verify if the transition meets the constraints. The total number of transitions that are evaluated depends on n and p: 3 (n+2p 6) This follows since there are n-2 signal pins in the segment, and 2p-4 signal pins in neighboring segments. The values of n and p are small in practice, hence this is tractable. January 27,
22 3) Methodology Constructing the CODEC The remaining legal transitions are used to create the CODEC. The total number of remaining legal transitions will depend on how aggressive the user-defined constants are chosen (P 0, P 1, P -1, P bnc, P power ) From the remaining legal transitions, find the effective bus width m that can be encoded using a physical bus of width n, using a memorybased CODEC. Utilize a fixpoint computation January 27,
23 3) Methodology Constructing the CODEC Represent remaining legal transitions in a digraph 000 Algorithm to find CODEC: Let n = size of physical bus Let m = size of effective bus Then the digraph of legal transitions of the n bit bus can encode an m bit bus (m < n) iff We can find a closed set S of nodes such that S 2 m Each vertex s in S has at least 2 m out-edges (including self-edges) to vertices s in S Now we can synthesize the encoder and decoder (memory based). January 27,
24 4) Experimental Results 5 Signal Pins Example Bus: n=7, p=2 Aggressive Encoding Non-Aggressive Encoding Power Encoding P0, P1, P-1, Pbnc 5% of VDD 12.5% of VDD 20% of Max January 27,
25 4) Experimental Results Constraint Equations # of Constraints = (3n 3) = 12 1) v 0 = VDD (L/2) (# of v i pins that are 1) < Pbnc 2) v 1 = 1 k1 (v 2 ) + k2 (v 3 ) > P1 3) v 1 = -1 k1 (v 2 ) + k2 (v 3 ) < P-1 4) v 1 = 0 - P0 < k1 (v 2 ) + k2 (v 3 ) < P0 5) v 2 = 1 k1 (v 1 ) + k1 (v 3 ) > P1 6) v 2 = -1 k1 (v 1 ) + k1 (v 3 ) < P-1 7) v 2 = 0 - P0 < k1 (v 1 ) + k1 (v 3 ) < P0 8) v 3 = 1 k2 (v 1 ) + k1 (v 2 ) > P1 9) v 3 = -1 k2 (v 1 ) + k1 (v 2 ) < P-1 10) v 3 = 0 - P0 < k2 (v 1 ) + k1 (v 2 ) < P0 11) v 4 = VSS (L/2) (# of v i pins that are -1) < Pbnc 12) (# of v i pins that are -1 or 1) < Ppower January 27,
26 4) Experimental Results CASE 1: Fixed di/dt Transitions Eliminated due to Rule Violations Rule(s) Violated Transition Aggressive Non Aggressive 011 violates 1, violates 4, violates 1,7-110 violates 1, violates 1,2,5,8 violates violates violates violates violates 7, violates violates violates 10, violates violates 3,6,9,11 violates 1 January 27,
27 4) Experimental Results CASE 1: Fixed di/dt Encoded data avoids Inductive X-talk pattern Overhead = 1 - Effective = n - m Physical m Bus can be ran faster January 27,
28 4) Experimental Results CASE 1: Fixed di/dt Ground Bounce Simulation January 27,
29 4) Experimental Results CASE 1: Fixed di/dt Glitch Simulation January 27,
30 4) Experimental Results CASE 1: Fixed di/dt Edge Degradation Simulation January 27,
31 4) Experimental Results CASE 2: Variable di/dt di/dt was swept for both the non-encoded and encoded configuration. the maximum di/dt was recorded that resulted in a failure. Failure : 5% of VDD (Aggressive) and 12.5% of VDD (Non-Aggressive) the maximum di/dt was converted to data rate and throughput. Original Aggressive Non-Aggr Maximum di/dt: 8 MA/s 19.9 MA/s 37 MA/s Maximum data-rate per pin: 133 Mb/s 333 Mb/s 667 Mb/s Effective bus width: Total Throughput: 667 Mb/s 1332 Mb/s 1332 Mb/s Improvement - 100% 100% Power Constraint (% of Max) 100% 20% 20% January 27,
32 4) Experimental Results ASIC Synthesis A 0.13um, TSMC ASIC process was used. Delay and Area Extracted January 27,
33 4) Experimental Results FPGA Implementation A Xilinx, Virtex-II, 0.35um, FPGA was used. Delay and Area Extracted January 27,
34 5) Conclusion Using a single mathematical framework, inductive X-talk & power constraints can be written that consider supply bounce, glitching, and edge degradation. This technique can be used to encode off-chip data transmission to reduce inductive X-talk & power to acceptable levels. It was demonstrated that even after reducing the effective bus size, the improvement in per pin data-rate resulted in an increase in throughput compared to a non-encoded bus. January 27,
35 Thank you! January 27,
DesignConEast 2005 Track 4: Power and Packaging (4-WA1)
DesignConEast 2005 Track 4: Power and Packaging (4-WA1) Design of a Low-Power Differential Repeater Using Low-Voltage Swing and Charge Recycling Authors: Brock J. LaMeres, University of Colorado / Sunil
Design and Implementation of Memory-based Cross Talk Reducing Algorithm to Eliminate Worst Case Crosstalk in On- Chip VLSI Interconnect
International Journal of Soft omputing and Engineering (IJSE) Design and Implementation of Memory-based ross Talk Reducing Algorithm to Eliminate Worst ase rosstalk in On- hip VLSI Interconnect Souvik
Agilent EEsof EDA.
Agilent EEsof EDA This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest
CSE241 VLSI Digital Circuits Winter Lecture 07: Timing II
CSE241 VLSI Digital Circuits Winter 2003 Lecture 07: Timing II CSE241 L3 ASICs.1 Delay Calculation Cell Fall Cap\Tr 0.05 0.2 0.5 0.01 0.02 0.16 0.30 0.5 2.0 0.04 0.32 0.178 0.08 0.64 0.60 1.20 0.1ns 0.147ns
Chapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
10/16/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter VI Coping with Interconnect 1 Impact of Interconnect Parasitics Reduce Robustness Affect Performance Increase delay Increase power dissipation Classes of Parasitics
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: PDP, EDP, Intersignal Correlations, Glitching, Top
Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB
Power Consumption in CMOS 1 Power Dissipation in CMOS Two Components contribute to the power dissipation:» Static Power Dissipation Leakage current Sub-threshold current» Dynamic Power Dissipation Short
Design for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
Announcements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution
- Fall 2002 Lecture 25 Interconnect Effects I/O, Power Distribution Announcements Homework 9 due next Tuesday Hardware lab this week Project phase 2 due in two weeks 1 Today s Lecture Impact of interconnects»
Digital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.
Digital Integrated Circuits The Wire * Fuyuzhuo *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk Introduction The Wire transmitters receivers schematics physical 2 Interconnect Impact
EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses
Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses K. Najeeb 1, Vishal Gupta 1, V. Kamakoti 1* and Madhu Mutyam 2 1 Dept. of Computer Science & Engg., Indian
Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits
E = B; H = J + D D = ρ ; B = 0 D = ρ ; B = 0 Yehia Massoud ECE Department Rice University Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits ECE Affiliates 10/8/2003 Background: Integrated
Interconnect s Role in Deep Submicron. Second class to first class
Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay
EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2 Advanced Digital Integrated Circuits Lecture 11 Low Power-Low Energy Circuit Design Announcements Homework #2 due Friday, 3/3 by 5pm Midterm project reports due in two weeks - 3/7 by 5pm
Equivalent Circuit Model Extraction for Interconnects in 3D ICs
Equivalent Circuit Model Extraction for Interconnects in 3D ICs A. Ege Engin Assistant Professor, Department of ECE, San Diego State University Email: aengin@mail.sdsu.edu ASP-DAC, Jan. 23, 213 Outline
EE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption
EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges
Signal integrity in deep-sub-micron integrated circuits
Signal integrity in deep-sub-micron integrated circuits Alessandro Bogliolo abogliolo@ing.unife.it Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization
Rg2 Lg2 Rg6 Lg6 Rg7 Lg7. PCB Trace & Plane. Figure 1 Bypass Decoupling Loop
TECHNICAL NOTE This article was originally published in 1996. INTRODUCTION In order to guarantee better performance from highspeed digital integrated circuits (ICs), manufacturers are tightening power
PDN Planning and Capacitor Selection, Part 1
by Barry Olney column BEYOND DESIGN PDN Planning and Capacitor Selection, Part 1 In my first column on power distribution network (PDN) planning, Beyond Design: Power Distribution Network Planning, I described
VLSI Design I. Defect Mechanisms and Fault Models
VLSI Design I Defect Mechanisms and Fault Models He s dead Jim... Overview Defects Fault models Goal: You know the difference between design and fabrication defects. You know sources of defects and you
Explicit Constructions of Memoryless Crosstalk Avoidance Codes via C-transform
Explicit Constructions of Memoryless Crosstalk Avoidance Codes via C-transform Cheng-Shang Chang, Jay Cheng, Tien-Ke Huang and Duan-Shin Lee Institute of Communications Engineering National Tsing Hua University
Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling
Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Li Ding and Pinaki Mazumder Department of Electrical Engineering and Computer Science The University of Michigan,
Where Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
Power Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
Introduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30
![Introduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30](/thumbs/81/83311716.jpg "Introduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30")
ANSOFT Q3D TRANING Introduction HFSS 3D EM Analysis S-parameter Q3D R/L/C/G Extraction Model 0-5 -10 magnitude [db] -15-20 -25-30 S11 S21-35 0 1 2 3 4 5 6 7 8 9 10 Frequency [GHz] Quasi-static or full-wave
Making Fast Buffer Insertion Even Faster via Approximation Techniques
Making Fast Buffer Insertion Even Faster via Approximation Techniques Zhuo Li, C. N. Sze, Jiang Hu and Weiping Shi Department of Electrical Engineering Texas A&M University Charles J. Alpert IBM Austin
Administrative Stuff
EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN
Today. ESE532: System-on-a-Chip Architecture. Energy. Message. Preclass Challenge: Power. Energy Today s bottleneck What drives Efficiency of
ESE532: System-on-a-Chip Architecture Day 20: November 8, 2017 Energy Today Energy Today s bottleneck What drives Efficiency of Processors, FPGAs, accelerators How does parallelism impact energy? 1 2 Message
Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier
Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier Espen Stenersen Master of Science in Electronics Submission date: June 2008 Supervisor: Per Gunnar Kjeldsberg, IET Co-supervisor: Torstein
DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction
DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction Saraju P. Mohanty Dept of Computer Science and Engineering University of North Texas smohanty@cs.unt.edu http://www.cs.unt.edu/~smohanty/
! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 3, 8 Memory: Core Cells Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery Penn ESE 57 Spring 8 - Khanna
Introduction to CMOS VLSI Design (E158) Lecture 20: Low Power Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 20: Low Power Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158
SCSI Connector and Cable Modeling from TDR Measurements
SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Outline
Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM
Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 9/27/18 VLSI-1 Class Notes Why Clocking?
Implementation of Clock Network Based on Clock Mesh
International Conference on Information Technology and Management Innovation (ICITMI 2015) Implementation of Clock Network Based on Clock Mesh He Xin 1, a *, Huang Xu 2,b and Li Yujing 3,c 1 Sichuan Institute
Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18-322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:00-4:20PM, place: in class
Preamplifier in 0.5µm CMOS
A 2.125 Gbaud 1.6kΩ Transimpedance Preamplifier in 0.5µm CMOS Sunderarajan S. Mohan Thomas H. Lee Center for Integrated Systems Stanford University OUTLINE Motivation Shunt-peaked Amplifier Inductor Modeling
Technology Mapping for Reliability Enhancement in Logic Synthesis
Technology Mapping for Reliability Enhancement in Logic Synthesis Zhaojun Wo and Israel Koren Department of Electrical and Computer Engineering University of Massachusetts,Amherst,MA 01003 E-mail: {zwo,koren}@ecs.umass.edu
Problems in VLSI design
Problems in VLSI design wire and transistor sizing signal delay in RC circuits transistor and wire sizing Elmore delay minimization via GP dominant time constant minimization via SDP placement problems
Lecture 2: CMOS technology. Energy-aware computing
Energy-Aware Computing Lecture 2: CMOS technology Basic components Transistors Two types: NMOS, PMOS Wires (interconnect) Transistors as switches Gate Drain Source NMOS: When G is @ logic 1 (actually over
EE241 - Spring 2001 Advanced Digital Integrated Circuits
EE241 - Spring 21 Advanced Digital Integrated Circuits Lecture 12 Low Power Design Self-Resetting Logic Signals are pulses, not levels 1 Self-Resetting Logic Sense-Amplifying Logic Matsui, JSSC 12/94 2
Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks Sanjay Pant, David Blaauw Electrical Engineering and Computer Science University of Michigan 1/22 Power supply integrity issues
Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
Performance Metrics & Architectural Adaptivity. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So
Performance Metrics & Architectural Adaptivity ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So What are the Options? Power Consumption Activity factor (amount of circuit switching) Load Capacitance (size
Chapter 2 Fault Modeling
Chapter 2 Fault Modeling Jin-Fu Li Advanced Reliable Systems (ARES) Lab. Department of Electrical Engineering National Central University Jungli, Taiwan Outline Why Model Faults? Fault Models (Faults)
EECS 427 Lecture 11: Power and Energy Reading: EECS 427 F09 Lecture Reminders
EECS 47 Lecture 11: Power and Energy Reading: 5.55 [Adapted from Irwin and Narayanan] 1 Reminders CAD5 is due Wednesday 10/8 You can submit it by Thursday 10/9 at noon Lecture on 11/ will be taught by
Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
School of EECS Seoul National University
4!4 07$ 8902808 3 School of EECS Seoul National University Introduction Low power design 3974/:.9 43 Increasing demand on performance and integrity of VLSI circuits Popularity of portable devices Low power
SRAM System Design Guidelines
Introduction This application note examines some of the important system design considerations an engineer should keep in mind when designing with Cypress SRAMs. It is important to note that while they
Lecture 8-1. Low Power Design
Lecture 8 Konstantinos Masselos Department of Electrical & Electronic Engineering Imperial College London URL: http://cas.ee.ic.ac.uk/~kostas E-mail: k.masselos@ic.ac.uk Lecture 8-1 Based on slides/material
EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010
Signature: EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010 obert Dick Show your work. Derivations are required for credit; end results are insufficient. Closed book. No electronic mental
NAND3_X1. Page 104 of 969
NAND3_X1 Databook Build Date: Thursday Feb 17 15:07 2011 Copyright 2004-2010 Nangate Inc. Conditions for characterization library NangateOpenCellLibrary, corner NangateOpenCellLibrary_typical_typical:
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) SYLLABUS UNIT II VLSI CIRCUIT DESIGN PROCESSES: VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, 2 m CMOS Design
Logic BIST. Sungho Kang Yonsei University
Logic BIST Sungho Kang Yonsei University Outline Introduction Basics Issues Weighted Random Pattern Generation BIST Architectures Deterministic BIST Conclusion 2 Built In Self Test Test/ Normal Input Pattern
Dynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
Section 3: Combinational Logic Design. Department of Electrical Engineering, University of Waterloo. Combinational Logic
Section 3: Combinational Logic Design Major Topics Design Procedure Multilevel circuits Design with XOR gates Adders and Subtractors Binary parallel adder Decoders Encoders Multiplexers Programmed Logic
Signal Encoding Schemes for Low-Power Interface Design
Signal Encoding Schemes for ow-power Interface Design Ki-Wook Kim, Kwang-Hyun Baek, and Sung-Mo Kang Abstract Coupling effects between on-chip interconnects must be addressed in ultra deep submicron VSI
Lecture 16: Circuit Pitfalls
Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement
![S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement](/thumbs/80/82077570.jpg "S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement")
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : Q.(a) (i) () (2) s COMPLEMENT s COMPLEMENT 2s COMPLEMENT 2s COMPLEMENT + Q.(a) (ii) ()
Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.
1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change
Switch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2004.
Switch Fabrics Switching Technology S38.65 http://www.netlab.hut.fi/opetus/s3865 L4 - Switch fabrics Basic concepts Time and space switching Two stage switches Three stage switches Cost criteria Multi-stage
The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on
EECS 141 F01 Lecture 17
EECS 4 F0 Lecture 7 With major inputs/improvements From Mary-Jane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques
![S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques](/thumbs/82/86792063.jpg "S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques")
S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]
MODULE 5 Chapter 7. Clocked Storage Elements
MODULE 5 Chapter 7 Clocked Storage Elements 3/9/2015 1 Outline Background Clocked Storage Elements Timing, terminology, classification Static CSEs Latches Registers Dynamic CSEs Latches Registers 3/9/2015
CMPEN 411 VLSI Digital Circuits Spring Lecture 14: Designing for Low Power
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 14: Designing for Low Power [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp12 CMPEN
The Wire EE141. Microelettronica
The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect
Lecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
Name: Answers. Mean: 38, Standard Deviation: 15. ESE370 Fall 2012
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2012 Final Friday, December 14 Problem weightings
Floating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation
IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation Tao Xu Asian IBIS Summit taoxu@sigrity.com Shanghai China November 11, 2008 Agenda Memory channel simulation
Sample Test Paper - I
Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:
Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1
Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 James Morizio 1 Introduction Chips are mostly made of wires called interconnect In stick diagram,
Semiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
Software Engineering 2DA4. Slides 8: Multiplexors and More
Software Engineering 2DA4 Slides 8: Multiplexors and More Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals of Digital Logic
Digital Integrated Circuits EECS 312. Review. Fringe vs. parallel plate capacitance. Rent s rule. Impact of inter-wire capacitance
4 8 6 IM ES9 ipolar Fujitsu VP IM 9S Pulsar 4 IM 9 IM RY6 D yber 5 IM 48 IM RY4 IM 8 pache Fujitsu M8 IM 7 Merced IM 6 IM Vacuum Pentium II(DSIP) 95 96 97 98 99 NTT Fujitsu M-78 Year of announcement IM
ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview
407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation
Transistor Sizing for Radiation Hardening
Transistor Sizing for Radiation Hardening Qug Zhou and Kartik Mohanram Department of Electrical and Computer Engineering Rice University, Houston, TX 775 E-mail: {qug, kmram}@rice.edu Abstract This paper
Reliability Breakdown Analysis of an MP-SoC platform due to Interconnect Wear-out
Reliability Breakdown Analysis of an MP-SoC platform due to Interconnect Wear-out Dimitris Bekiaris, Antonis Papanikolaou, Dimitrios Soudris, George Economakos and Kiamal Pekmestzi 1 1 Microprocessors
DS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background
Digital Integrated Circuits EECS 312. Midterm exam 1 II. Homework 3 walkthrough. Review. Rent s rule. Inter-wire capacitance
8 6 IM ES9 ipolar Fujitsu VP IM 9S NTT Fujitsu M-78 IM 9 D yber 5 Year of announcement IM RY5 IM RY7 Pulsar IM RY6 IM RY MOS Jayhawk(dual) T-Rex Mckinley IM GP Prescott Squadrons IM 9 Pentium IM 8 IM 8
Simultaneous Switching Noise Analysis Using Application Specific Device Modeling
Simultaneous Switching Noise Analysis Using Application Specific Device Modeling Li Ding, Student Member, IEEE, and Pinaki Mazumder, Fellow, IEEE Abstract In this paper, we introduce an application-specific
Lecture 15: Scaling & Economics
Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved
A Mathematical Solution to. by Utilizing Soft Edge Flip Flops
A Mathematical Solution to Power Optimal Pipeline Design by Utilizing Soft Edge Flip Flops M. Ghasemazar, B. Amelifard, M. Pedram University of Southern California Department of Electrical Engineering
Lecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
MM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
Optimal Folding Of Bit Sliced Stacks+
Optimal Folding Of Bit Sliced Stacks+ Doowon Paik University of Minnesota Sartaj Sahni University of Florida Abstract We develop fast polynomial time algorithms to optimally fold stacked bit sliced architectures
Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 1, JANUARY 2003 49 Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method Haitian Hu, Member, IEEE,
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 13, 2017 Variation; I/O Circuits, Inductive Noise Lecture Outline! Design Quality " Variation! Packaging! Variation and Testing!