TITLE. In-depth Analysis of DDR3/DDR4 Channel with Active Termination. Image. Topic: Topic: Changwook Yoon, (Intel)

Size: px
Start display at page:

Download "TITLE. In-depth Analysis of DDR3/DDR4 Channel with Active Termination. Image. Topic: Topic: Changwook Yoon, (Intel)"

Transcription

1 TITLE Topic: o Nam elementum commodo mattis. Pellentesque In-depth Analysis of DDR3/DDR4 Channel with Active Termination malesuada blandit euismod. Topic: Changwook Yoon, (Intel) o Nam elementum commodo mattis. Pellentesque malesuada blandit euismod. Nam elementum commodo mattis. Pellentesque Woojin o Lee, Jack Chui, Gawon kim, Dharmesh Bhakta (Intel) Dan Oh (Samsung Electronics) malesuada blandit euismod. Image Topic: o Nam elementum commodo mattis. Pellentesque malesuada blandit euismod.

2 Age da Introduction Basic of On-die termination Comparison of on-die termination: Passive/Active Non-Linearity in Active Termination I-V curve in active termination Impacts Impact of Non-Linearity in Active Termination SSN variation Timing variation Summary

3 Basic of Active Termi atio SSN Z T1 I T TX Channel Channel Z T2 Active termination is hard to meet desirable impedance Unexpected impedance determines signal quality in o DC level o Reflection noise o Crosstalk o SSN

4 Compariso of Active Termi atio Passive ODT Active ODT Passive Active Layer Poly PMOS Area Large Small PVT variation Less-sensitive sensitive I-V Linearity Good Bad

5 I-V Curve in Active & Passive Termination Middle C P =0.5 V CC V CC I out I out O P =C P V CC V out V out Low C P =0~0.49 High C P =0.51~1 Passive termination: current is inversely linear to output voltage Active termination: current is NOT linear to output voltage Calibration point is an operating voltage at desirable impedance

6 I-V Curve & Impedance 40Ω 60Ω 90Ω C P =0.35 O P =420mV As R T is getting less, I OUT becomes larger I OUT at Lower V OUT is more stable than Higher V OUT More NON-Linear R T is more constant at higher V OUT Need to measure linearity

7 Non-linearity Coefficient ΔR L C = ΔV X% 90Ω C P +/- 5% -5% O P +5% L C (Ω/V) 40Ω Ω Ω Ω 40Ω At calibration point, voltage range needs to be defined first. Linearity at C P is R T variation within defined voltage variation High LCP means High NON-linearity

8 DC Level 1.2 R S I out RT,V Channel As R T goes higher, low-voltage and current becomes lower (Larger eye-height) As R S goes higher, low-voltage goes higher (smaller eye-height) and current goes lower (less power)

9 Crosstalk from Active Termination B Driver R S,V =34 Victim Aggressor x 6 R T,V 1.2 R T,A A Measured crosstalk at victim depending on R T,A or R T,V Crosstalk is more sensitive to R T,V than R T,A Lower R T (A) has less noise but larger noise variation than higher R T (B)

10 SSN from Active Termination 1.2 Driver R I,V =34 Victim Coupling SSN x 38 R T,V R T,A PDN Measured SSN at victim depending on R T,A or R T,V under Coupling and No Coupling Without coupling, SSN becomes less as R T,A or R T,V goes higher With coupling, noise follows crosstalk trend at R T,V but SSN trend at R T,A

11 Active Impedance Setting V CC 19.1mA R P =40 I out +/- 5% +/- 5% V out R a = V CC Vout I out 7.5mA 0.35VCC needs higher current to make 40ohm than 0.75VCC Linearity (+/-5%) at 0.35VCC is smaller than 0.75VCC C P (0~1) Linearity (Ω/V) Low C P (0.35) 40.8 High C P (0.75) 57.5

12 Voltage (V) Voltage (V) Voltage (V) ISI Waveform Ideal V CC R A =40 Ideal 40Ω Active R at C P =0.35 Active R at C P =0.75 Channel V out C P (0~1) Linearity (Ω/V) V LOW (mv) R TERM (Ω) Jitter (UI) Ideal Low C P (0.35) Time Time Time High C P (0.75) At POD, low-voltage at 0.75xVCC is close to ideal 40 Though linearity is bad, calibration point is more important to get better timing error

13 Voltage (V) Voltage (V) Voltage (V) ISI+Crosstalk Waveform 1.3 Ideal V CC C P (0~1) Victim Aggressor Linearity (Ω/V) IO Noise (mv) V out Jitter (UI) Low C P (0.35) High C P (0.75) V 0.35V Time (ns) Active R at C P =0.35 Active R at C P =0.75 Crosstalk is bigger at 0.75xVCC but jitter is less Time

14 Voltage (V) Voltage (V) ISI+SSN Waveform V CC with PDN Burst Victim V out PDN C P (0~1) Linearity (Ω/V) PWR Noise (mv) IO Noise (mv) Jitter (UI) Low C P (0.35) High C P (0.75) Active R at C P =0.35 Active R at C P =0.75 PWR & IO noise at 0.35xVCC is bigger due to larger current Noise ratio at 0.75xVCC is bigger due to larger R T Time Time

15 Voltage (V) Voltage (V) ISI+Crosstalk+SSN Waveform V CC with PDN PDN Victim Aggressor Burst V out C P (0~1) Linearity (Ω/V) PWR Noise (mv) IO Noise (mv) Jitter (UI) Low C P (0.35) High C P (0.75) Active R at C P =0.35 Active R at C P =0.75 PWR noise at 0.35xVCC is worsen, but IO noise is better Timing error at 0.75xVCC is better despite larger IO noise Time Time

16 Channel Summary C P PWR Noise IO Noise Jitter ISI Xtalk SSN ALL Low C P (0.35) High C P (0.75) Low C P (0.35) High C P (0.75) Low C P (0.35) High C P (0.75) Low C P (0.35) High C P (0.75) High calibration point is better jitter than low calibration point in POD topology Crosstalk is worsen at high calibration point SSN is better at high calibration point BUT noise reduction ratio is smaller Under larger IO noise, jitter can be smaller due to low voltage level

17 Lower Linearity V CC I out V out C P (0~1) High L Low L Low C P (0.35) High C P (0.75)

18 Voltage (V) ISI from Linear Termination High L Low L C P (0~1) Linearity (Ω/V) V LOW (mv) R TERM (Ω) Jitter (UI) 655mV High L Ideal Low C P (0.35) High C P (0.75) mV Low L Low C P (0.35) High C P (0.75) Low linearity has more similar low-voltage (VLOW) to passive termination Under smaller eye-height (-45mV), 13% jitter is improved Time

19 Voltage (V) Crosstalk from Linear Termination High L Low L C P (0~1) Linearity (Ω/V) IO Noise (mv) Jitter (UI) High L Low L Low C P (0.35) High C P (0.75) Low C P (0.35) High C P (0.75) Low linearity has more similar low-voltage (VLOW) to passive termination Under smaller eye-height (-75mV), 12% jitter is improved Time

20 Summary Correct non-linear termination setting is necessary Appropriate calibration point (C P :0~1) At calibration point, non-linear coefficient is calculated Non-linear termination degrades signal quality with DC level shifting Change of crosstalk magnitude Leveling SSN impact on the channel DC shifting from non-linearity is major noise effect in DDR channel

21 Tha k you! --- QUESTIONS?

DDR4 Board Design and Signal Integrity Verification Challenges

DDR4 Board Design and Signal Integrity Verification Challenges DDR4 Board Design and Signal Integrity Verification Challenges Outline Enabling DDR4 Pseudo Open Drain Driver - Benefit POD SI effects VrefDQ Calculation Data Eye Simulating SSN New Drive Standards Difference

More information

Achieve Your Best Design with SI

Achieve Your Best Design with SI Achieve Your Best Design with SI and PI concerns SIPro and PIPro Application Engineer / Keysight Technologies Nash TU 2018.06.11 Taipei Contents Signal Integrity Design Cycle SIPro PIPro Power-aware SI

More information

Pre Silicon to Post Silicon Overview. Adam Norman Intel Corp. PCCG

Pre Silicon to Post Silicon Overview. Adam Norman Intel Corp. PCCG Pre Silicon to Post Silicon Overview Adam Norman Intel Corp. PCCG What is Pre-Silicon? It is the design Phase of a platform, which is done before silicon/packages/boards have been fabricated. It can take

More information

AN B. Basic PCB traces transmission line effects causing signal integrity degradation simulation using Altium DXP version 6.

AN B. Basic PCB traces transmission line effects causing signal integrity degradation simulation using Altium DXP version 6. AN200805-01B Basic PCB traces transmission line effects causing signal integrity degradation simulation using Altium DXP version 6.9 By Denis Lachapelle eng. and Anne Marie Coutu. May 2008 The objective

More information

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Features Low On capacitance, 3.7pF (typical) Low On resistance, 6.5Ω (typical) Low power consumption (1µA maximum) 10µA maximum I CCT over and expanded

More information

Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs

Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs Analysis of -to- Coupling with -Impedance Termination in 3D ICs Taigon Song, Chang Liu, Dae Hyun Kim, and Sung Kyu Lim School of Electrical and Computer Engineering, Georgia Institute of Technology, U.S.A.

More information

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers 6.00 CIRCUITS AN ELECTRONICS ependent Sources and Amplifiers Review Nonlinear circuits can use the node method Small signal trick resulted in linear response Today ependent sources Amplifiers Reading:

More information

Transient Response of Transmission Lines and TDR/TDT

Transient Response of Transmission Lines and TDR/TDT Transient Response of Transmission Lines and TDR/TDT Tzong-Lin Wu, Ph.D. EMC Lab. Department of Electrical Engineering National Sun Yat-sen University Outlines Why do we learn the transient response of

More information

SI/PI PCB Design Considerations for Thermal

SI/PI PCB Design Considerations for Thermal SI/PI PCB Design Considerations for Thermal HEESOO LEE Lead Application Developer PIPro Power Integrity Professional Agenda Thermal effects on Signal Integrity and Power Integrity Case study Conclusion

More information

Electromagnetic Wave Absorption Technology for Stub Effects Mitigation

Electromagnetic Wave Absorption Technology for Stub Effects Mitigation TITLE Electromagnetic Wave Absorption Technology for Stub Effects Mitigation Image Shaowu Huang, Kai Xiao, Beomtaek Lee Intel Corporation January 20, 2016 Basic Physical Idea: Reduce the stub effects by

More information

Description. For Fairchild s definition of Eco Status, please visit:

Description. For Fairchild s definition of Eco Status, please visit: FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)

More information

A Process and Temperature Tolerant Low Power Semi-Self Calibration of High Speed Transceiver for DRAM Interface

A Process and Temperature Tolerant Low Power Semi-Self Calibration of High Speed Transceiver for DRAM Interface A Process and Temperature Tolerant Low Power Semi-Self Calibration of High Speed Transceiver for DRAM Interface A Dissertation Presented by Ho Joon Lee to The Department of Electrical and Computer Engineering

More information

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity

More information

Early SSN Estimator User Guide for Altera Programmable Devices

Early SSN Estimator User Guide for Altera Programmable Devices Early SSN Estimator User Guide for Altera Programmable Devices 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: November 2009 Copyright 2009 Altera Corporation.

More information

Issues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013

Issues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013 Issues with sampling time and jitter in Annex 93A Adam Healey IEEE P802.3bj Task Force May 2013 Part 1: Jitter (comment #157) 2 Treatment of jitter in COM Draft 2.0 h (0) (t s ) slope h(0) (t s ) 1 UI

More information

Digital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.

Digital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC. Digital Integrated Circuits The Wire * Fuyuzhuo *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk Introduction The Wire transmitters receivers schematics physical 2 Interconnect Impact

More information

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 1.2GHz Near-Zero propagation delay VCC = 1.65V to 3.6V Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for

More information

VLSI Design and Simulation

VLSI Design and Simulation VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter First-Order DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p

More information

ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics

ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) James E. Morris Dept of Electrical & Computer Engineering Portland State University 1 Lecture topics

More information

The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you.

The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you. The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you. Page Correction Sentence added before Figure 2.3: "R 6 out is typically

More information

Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology

Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology Jae-Seok Yang, David Z. Pan Dept. of ECE, The University of Texas at Austin, Austin, Tx 78712 jsyang@cerc.utexas.edu,

More information

IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation

IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation Tao Xu Asian IBIS Summit taoxu@sigrity.com Shanghai China November 11, 2008 Agenda Memory channel simulation

More information

Signal integrity in deep-sub-micron integrated circuits

Signal integrity in deep-sub-micron integrated circuits Signal integrity in deep-sub-micron integrated circuits Alessandro Bogliolo abogliolo@ing.unife.it Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization

More information

SCSI Connector and Cable Modeling from TDR Measurements

SCSI Connector and Cable Modeling from TDR Measurements SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Outline

More information

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1 Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 James Morizio 1 Introduction Chips are mostly made of wires called interconnect In stick diagram,

More information

BCT4223 Low-Voltage, 0.4Ω Dual-SPDT Analog Switch

BCT4223 Low-Voltage, 0.4Ω Dual-SPDT Analog Switch BCT4223 General Description The BCT4223 is a high-performance, dual single-pole double-throw (SPDT) analog switch. Specified over a wide operating power supply voltage range, 1.65V to 5.0V, Targeted applications

More information

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) September 1999 Revised November 1999 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) General Description The is a high performance, Analog Switch 2- channel CMOS

More information

High Speed Super Low Power SRAM

High Speed Super Low Power SRAM Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005

More information

CMOS Inverter (static view)

CMOS Inverter (static view) Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:

More information

Modeling I/O Links With X Parameters

Modeling I/O Links With X Parameters Modeling I/O Links With X Parameters José E. Schutt Ainé and Pavle Milosevic Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign Urbana, IL 61801 Wendemagegnehu

More information

ECE 546 Lecture 23 Jitter Basics

ECE 546 Lecture 23 Jitter Basics ECE 546 Lecture 23 Jitter Basics Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Probe Further D. Derickson and M.

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: pecial Topics in High-peed Links Circuits and ystems pring 01 Lecture 3: Time-Domain Reflectometry & -Parameter Channel Models am Palermo Analog & Mixed-ignal Center Texas A&M University Announcements

More information

FSUSB30 Low-Power, Two-Port, High-Speed USB 2.0 (480Mbps) Switch

FSUSB30 Low-Power, Two-Port, High-Speed USB 2.0 (480Mbps) Switch FSUSB30 Low-Power, Two-Port, High-Speed USB 2.0 (480Mbps) Switch Features? Low On Capacitance: 3.7pF (Typical)? Low On Resistance: 6.5 (Typical)? Low Power Consumption: 1µA (Maximum) 10µA Maximum I CCT

More information

Interconnects. Introduction

Interconnects. Introduction Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 Krish Chakrabarty 1 Introduction Chips are mostly made of ires called interconnect In stick diagram,

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance

More information

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch GENERAL DECRIPTION The GM7227 is a high-speed, low-power double-pole/ double-throw (DPDT) analog switch that operates from a single 1.8V to 4.3V power supply. GM7227 is designed for the switching of high-speed

More information

Preliminary Datasheet

Preliminary Datasheet Macroblock Preliminary Datasheet Features 3 output channels for RGB D lamps Output current invariant to load voltage change Programmable output current for each channel Built-in brightness control Constant

More information

Experiment 9 Equivalent Circuits

Experiment 9 Equivalent Circuits Experiment 9 Equivalent Circuits Name: Jason Johnson Course/Section: ENGR 361-04 Date Performed: November 15, 2001 Date Submitted: November 29, 2001 In keeping with the honor code of the School of Engineering,

More information

Design of On-interposer Active Power Distribution Network for an Efficient Simultaneous Switching Noise Suppression in 2.5D/3D IC

Design of On-interposer Active Power Distribution Network for an Efficient Simultaneous Switching Noise Suppression in 2.5D/3D IC Design of On-interposer Active Power Distribution Network for an Efficient Simultaneous Switching Noise Suppression in 2.5D/3D IC Subin Kim 1 and Joungho Kim a Department of Electrical Engineering, Korea

More information

Graser User Conference Only

Graser User Conference Only PCB Power Delivery Design from DC to Mid-Frequency Foxconn Abby Chou Company Introduction February 1974 Tucheng District 1.23 million Server Storage Mobile Phone Pad TV Voltage Drop and Thermal Co-Simulation

More information

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM 8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely

More information

Method for analytically calculating BER (bit error rate) in presence of non-linearity. Gaurav Malhotra Xilinx

Method for analytically calculating BER (bit error rate) in presence of non-linearity. Gaurav Malhotra Xilinx Method for analytically calculating BER (bit error rate) in presence of non-linearity Gaurav Malhotra Xilinx Outline Review existing methodology for calculating BER based on linear system analysis. Link

More information

GMII Electrical Specification Options. cisco Systems, Inc.

GMII Electrical Specification Options. cisco Systems, Inc. DC Specifications GMII Electrical Specification Options Mandatory - Communication between the transmitter and receiver can not occur at any bit rate without DC specifications. AC Specifications OPTION

More information

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description. 8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as

More information

PO3B20A. High Bandwidth Potato Chip

PO3B20A. High Bandwidth Potato Chip FEATURES: Patented technology High signal -3db passing bandwidth at 1.6GHz Near-Zero propagation delay CC = 1.65 to 3.6 Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for low power applications

More information

Reducing EMI Noise by Suppressing Power-Distribution Resonances. Istvan Novak Distinguished Engineer, Signal and Power Integrity Sun Microsystems 1

Reducing EMI Noise by Suppressing Power-Distribution Resonances. Istvan Novak Distinguished Engineer, Signal and Power Integrity Sun Microsystems 1 Reducing EMI Noise by Suppressing Power-Distribution Resonances Istvan Novak Distinguished Engineer, Signal and Power Integrity Sun Microsystems 1 Outline Introduction: revisiting the definition of EMI

More information

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word

More information

Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations

Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations XAPP863 (v1.0) June 1, 007 Application Note:, Virtex-4, and Spartan-3 Generation Devices Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations Author: David Banas

More information

Hallogic Hall-Effect Sensors OH090U, OH180U, OH360U OHN3000 series, OHS3000 series OHN3100 series, OHS3100 series

Hallogic Hall-Effect Sensors OH090U, OH180U, OH360U OHN3000 series, OHS3000 series OHN3100 series, OHS3100 series Hallogic HallEffect Sensors OH9U, OH18U, OH36U OHN3 series, OHS3 series OHN3 series, OHS3 series Features: Designed for noncontact switching operations Operates over broad range of supply voltages (4.5

More information

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER

More information

IRGP30B120KD-E. Motor Control Co-Pack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE. Features V CES = 1200V

IRGP30B120KD-E. Motor Control Co-Pack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE. Features V CES = 1200V PD- 93818A IRGP3B12KD-E INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE Motor Control Co-Pack IGBT Features Low V CE (on) Non Punch Through (NPT) Technology Low Diode V F (1.76V Typical

More information

EMC Considerations for DC Power Design

EMC Considerations for DC Power Design EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver 74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed

More information

ECE 497 JS Lecture - 18 Noise in Digital Circuits

ECE 497 JS Lecture - 18 Noise in Digital Circuits ECE 497 JS Lecture - 18 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday April 15 th Speaker:

More information

Freescale Semiconductor

Freescale Semiconductor Freescale Semiconductor Pressure Rev 14, 10/2008 + 10 kpa Uncompensated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output, directly proportional

More information

Document Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark

Document Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Document Title 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History

More information

PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.

PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram. PI53158 OINY M Low Voltage Dual PD n a log witch Features CMO echnology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail ignal Range Control Input Overvoltage

More information

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into

More information

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL

More information

LED Display Product Data Sheet LTM-0215F Spec No.: DS Effective Date: 11/12/2003 LITE-ON DCC RELEASE

LED Display Product Data Sheet LTM-0215F Spec No.: DS Effective Date: 11/12/2003 LITE-ON DCC RELEASE LED Display Product Data Sheet LTM-0215F Spec No.: DS30-2003-205 Effective Date: 11/12/2003 Revision: - LITE-ON DCC RELEASE BNS-OD-FC001/A4 LITE-ON Technology Corp. / Optoelectronics No.90,Chien 1 Road,

More information

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view) ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]

More information

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a - stage F.F.

More information

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide 512K x 32 Static RAM Features High speed t AA = 8 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs and

More information

16-Mbit (1M x 16) Pseudo Static RAM

16-Mbit (1M x 16) Pseudo Static RAM 16-Mbit (1M x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 3 ma @ f = 1 MHz Typical active current: 13

More information

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%

More information

TDR, S-Parameters & Differential Measurements. TDR, S-Parameters & Differential Measurements

TDR, S-Parameters & Differential Measurements. TDR, S-Parameters & Differential Measurements DR, -Parameters & Differential Measurements Agenda Introduction DR theory of operation Real Example: amtec Golden tandard Board ingle Ended Impedance Coupling Effects Odd & Even Modes Differential Impedance

More information

Capacitor in the AC circuit with Cobra3

Capacitor in the AC circuit with Cobra3 Capacitor in the AC circuit with Cobra3 LEP Related Topics Capacitance, Kirchhoff s laws, Maxwell s equations, AC impedance, Phase displacement Principle A capacitor is connected in a circuit with a variable-frequency

More information

COMBINATIONAL LOGIC. Combinational Logic

COMBINATIONAL LOGIC. Combinational Logic COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic

More information

8-Mbit (512K x 16) Pseudo Static RAM

8-Mbit (512K x 16) Pseudo Static RAM 8-Mbit (512K x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 2 ma @ f = 1 MHz Typical active current:

More information

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

More information

ORDERING INFORMATION # of Ports Pressure Type Device Name

ORDERING INFORMATION # of Ports Pressure Type Device Name Rev 13, 10/2008 10 kpa On-Chip Temperature + Compensated and Calibrated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output directly proportional

More information

IRGP20B120UD-E. UltraFast CoPack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE. Features V CES = 1200V

IRGP20B120UD-E. UltraFast CoPack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE. Features V CES = 1200V PD- 93817 IRGP2B12UD-E INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE UltraFast CoPack IGBT Features UltraFast Non Punch Through (NPT) Technology Low Diode V F (1.67V Typical @ 2A

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

Chicago Manual of Style

Chicago Manual of Style Sample Typeset Xulon Press will typeset the interior of your book according to the Chicago Manual of Style method of document formatting, which is the publishing industry standard. The sample attached

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Five Myths about the PDN

Five Myths about the PDN Slide -1 A copy of the slides is available on www.bethesignal.com: search VL-180 or PPT-180 Five Myths about the PDN Eric Bogatin, eric@bethesignal.com Signal Integrity Evangelist Bogatin Enterprises www.bethesignal.com

More information

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers SGM000// GENERAL DESCRIPTION The SGM000// ICs are matched dual-drivers. Unique circuit design provides very high speed drivers capable of delivering peak currents of A into highly capacitive loads. Improved

More information

IRGB30B60KPbF IRGS30B60KPbF IRGSL30B60KPbF

IRGB30B60KPbF IRGS30B60KPbF IRGSL30B60KPbF PD - 973 INSULATED GATE BIPOLAR TRANSISTOR Features Low VCE (on) Non Punch Through IGBT Technology 1µs Short Circuit Capability Square RBSOA G Positive VCE (on) Temperature Coefficient Maximum Junction

More information

EE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2

EE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2 EE29C Spring 2 Lecture 6: Link Performance Analysis Elad Alon Dept. of EECS Motivation V in, ampl Voff BER = 2 erfc 2σ noise Does eqn. above predict everything? EE29C Lecture 5 2 Traditional Approach Borrowed

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

Chicago Manual of Style

Chicago Manual of Style Sample Typeset Xulon Press will typeset the interior of your book according to the Chicago Manual of Style method of document formatting, which is the publishing industry standard. The sample attached

More information

Pleo Mobile Strategy

Pleo Mobile Strategy Pleo Mobile Strategy Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Nunc lobortis mattis aliquam faucibus purus in massa. Convallis

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. HIGH SPEED tpd = 22 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY

More information

DRL10-1 RELIABILITY DATA

DRL10-1 RELIABILITY DATA RELIABILITY DATA TDK-Lambda CA816-57-01 INDEX PAGE 1. Calculated Values of MTBF R-1 2. Component Derating R-2 6 3. Main Components Temperature Rise T List R-7 8 4. Electrolytic Capacitor Lifetime R-9 10

More information

N-Channel Enhancement-Mode Vertical DMOS FET

N-Channel Enhancement-Mode Vertical DMOS FET N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral

More information

Announcements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution

Announcements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution - Fall 2002 Lecture 25 Interconnect Effects I/O, Power Distribution Announcements Homework 9 due next Tuesday Hardware lab this week Project phase 2 due in two weeks 1 Today s Lecture Impact of interconnects»

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information