ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics
|
|
- Eleanor Ward
- 5 years ago
- Views:
Transcription
1 ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) James E. Morris Dept of Electrical & Computer Engineering Portland State University 1 Lecture topics Inductive and capacitive coupling Forward and backward noise Far end and near end noise Incremental model and formulae Capacitive crosstalk systems No ground plane 2 1
2 Objectives Understand the origins of crosstalk Inductive Capacitive Calculate basic crosstalk noise levels Calculate signal crosstalk and delta-i noise in no ground systems 3 Incremental line model 4 2
3 Crosstalk polarities 5 Forward and backward noise 6 3
4 Near end and far end 7 Theory: line segment 8 4
5 Capacitive noise 9 Inductive noise 10 5
6 Incremental model 11 Far end formula 12 6
7 Zero far end noise 13 Far end overview 14 7
8 Backward wave model 15 Backward wave construct 16 8
9 Near end formula 17 Near end noise waveform 18 9
10 Near end pulse shape 19 Near end saturation 20 10
11 Near end saturation 21 Pulse crosstalk noise examples Driver pulse 0.5 volt amplitude 20 ns pulse width 1ns rise and fall times 22 11
12 Forward noise: matched 23 Backward: matched 24 12
13 Forward: not matched 25 Near end: not matched 26 13
14 Crosstalk waveforms 27 Current distribution in ground 28 14
15 Ground coupled crosstalk 29 Dielectric constant effect 30 15
16 Mutual capacitances 31 Even/odd modes 32 16
17 33 Development of a SPICE model: Package leads 34 17
18 User selectable configurations: Corner Center Balanced Uniform Power, ground, and signal line architectures 35 Analysis options 1. Delta-I noise model 2. Signal crosstalk model V P Specify: I noise i.e. set I P (I S =0) Signal & assume all power lines same current I P /n G OR signal crosstalk i.e. set I S (I P =0) & assume all signal lines same current (i.e. n S I S total) 36 18
19 Matrix calculations Induced voltages v i due to changing currents I i : V i = L i1 di 1 /dt + L i2 di 2 /dt +.. L ii di i /dt + L in di n /dt = ΣLij d(ij)/dt for line i = 1, 2,..., N where N = Number of leads/side V i = voltage at line i for i = 1, 2,..., N I i = current at line i for i = 1, 2,..., N L ij = mutual inductance between line i and line j for i, j = 1, 2,..., N and i j L ii = self-inductance of line i for i = 1, 2,..., N 37 v 1 L 11 L 12 L 1N I 1 v 2 L 21 L 22 L 2N I 2 v 3 = v N L n1 L NN I N L symmetrical, L ij = L ji = M ij L ii L i 38 19
20 [(N+1) by 1 matrix] = [(N+1) by N matrix] * [N by 1 matrix] v 1 L 11 L 12 L 1N I 1 v 2 L 21 L 22 L 2N I 2 v 3 = v N L N1 L NN I N Model choice According to the layout specified by the user, V i s and I i s are divided into three catagories: power (V p, I p ), signal (V s, I s ), and ground (V g, I g ) For delta-i noise model, 1. set I p (assuming all power lines have the same current) 2. set I s = 0 For signal crosstalk model, 1. set I s (assuming all signal lines have the same current) 2. set I p = 0 Assuming pin 1 is ground, set V g s = V
21 A y = X x --> y = A -1 X x Rearranging the matrix equations by moving all L ij I j s (where I j is I g ) to the left side results in: [(N+1) by (N+1) matrix] * [(N+1) by 1 matrix] = [(N+1) by (N-n) matrix] * [(N-n) by 1 matrix] L 11 V 1 L 12 L 1N V 2 I V N I 1 = L N1 L N2 L NN I N Inductance/ground transform (in practice for Spice, etc) Need to reference a common ground 42 21
22 Effective inductance v 1 =L 11 (di 1 /dt)+ L 12 (di 2 /dt)+ L 13 (di 3 /dt) v 3 =L 31 (di 1 /dt)+ L 32 (di 2 /dt)+ L 33 (di 3 /dt) and for ground return: I 3 =-(I 1 +I 2 ) v 1/ = v 1 -v 3 = (L 11 -L 13 -L 31 + L 33 ) (di 1 /dt) + (L 12 -L 13 -L 32 + L 33 ) (di 2 /dt) = L / 11(dI 1 /dt) + L / 12(dI 2 /dt) So have L / ij = L ij -L ig -L gj + L gg = 2(L ij L ig ) Use for inductive crosstalk i j L ij/ M ij / and delta-i noise I = j = s(org) L ij/ L s, (L g ) Also: Mutual capacitance crosstalk crosstalk currents (Develop voltages if impedances high) 43 Multiple co-planar lines Coplanar lines i = n Ground C 12 C 23 C 34 C 45 L 1 L 2 L 3 L 4 L 5 L g n plus mutual inductance M ij where L i is the self-inductance of an individual isolated wire
23 Referencing all lines to v n, taken as v n = 0 to define ground L 1 L 2 L 3 L 4 L 5 ground 45 Effective L L s = L i = L i + L g -M ig -M gi M ig = M gi and if the lines are identical, L i = L g, so L i = 2(L i -M ig ) To evaluate crosstalk in the transmission line system, the mutual inductances become M ij = M ij + (L g -M ig -M jg ) The self-inductance L s includes both internal and external inductances L s = L si + L se L si varies with frequency (skin effect) 46 23
24 Discrete wire to line model Individual wires considered as a transmission line L ii wires L gg L ig L gi L s transmission line G 47 Coplanar lines with remote ground 4. Similarly, M ij = L ij - L ig - L gj + L gg, where g n = i - j ns Co-planar lines with remote ground line 48 24
25 Assignment #3 1. Dally et al, Problem 3.17 (see text for τ) 2. Dally et al, Problem A lossless 10cm long microstrip transmission line as shown in Dally et al Fig. 3.17, is terminated in a load R L equal to impedance Z 0 and driven by an ideal 1 volt voltage step source. Use SPICE (or any other similar program with which you are familiar) to plot the load waveforms over a period of 2.5 line delays, representing the line by: (a) a single lumped L-C section (b) 10 lumped L-C sections (c) 100 lumped L-C sections, and (d) a transmission line model. (e) Comment on your results. 4. For a transmission line of impedance 50Ω driven by a source of impedance 0Ω and terminated by load 100Ω, determine the source and load reflection coefficients. Draw the reflection diagram for a propagation time of 4T, and label all the quantities at each time interval. 5. Two identical signal lines of Z 0 = 50Ω are terminated by 50Ω loads. The signal lines are 2cm long, and the ramp-step source to line 1 changes at 10 9 V/s. The mutual inductance between the two signal lines is 2nH, and the mutual capacitance is 2pF. Determine the crosstalk magnitudes on line 2, and sketch the crosstalk waveforms
Electrical Package Design TKK 2009 Lecture 2
Electrical Package Design TKK 2009 Lecture 2 James E. Morris Dept of Electrical & Computer Engineering Portland State University i Electrical Package Design Lecture topics A: Introduction CMOS; R, L, &
More informationECE 497 JS Lecture - 18 Noise in Digital Circuits
ECE 497 JS Lecture - 18 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday April 15 th Speaker:
More informationECE414/514 Electronics Packaging Spring 2012 Lecture 5 Electrical C: Transmission lines (Transmission line reflections) Lecture topics
ECE414/514 Electronics Packaging Spring 2012 Lecture 5 Electrical C: Transmission lines (Transmission line reflections) James E. Morris Dept of Electrical & Computer Engineering Portland State University
More informationSCSI Connector and Cable Modeling from TDR Measurements
SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Outline
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationName. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7.
Name Section Short Answer Questions 1. (20 Pts) 2. (10 Pts) 3. (5 Pts). (10 Pts) 5. (10 Pts) Regular Questions 6. (25 Pts) 7. (20 Pts) Notes: 1. Please read over all questions before you begin your work.
More informationNon-Sinusoidal Waves on (Mostly Lossless)Transmission Lines
Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines Don Estreich Salazar 21C Adjunct Professor Engineering Science October 212 https://www.iol.unh.edu/services/testing/sas/tools.php 1 Outline of
More informationEE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires
EE141-Spring 2008 Digital Integrated Circuits Lecture 24: Wires 1 Announcements Hw 8 posted last graded homework Project phase II feedback to be expected anytime 2 Material Last Lecture: Wire capacitance
More informationECE 497 JS Lecture -07 Planar Transmission Lines
ECE 497 JS Lecture -07 Planar Transmission Lines Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Microstrip ε Z o w/h < 3.3 2 119.9 h h =
More informationECE 497 JS Lecture -03 Transmission Lines
ECE 497 JS Lecture -03 Transmission Lines Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 MAXWELL S EQUATIONS B E = t Faraday s Law of Induction
More informationTransmission Lines. Author: Michael Leddige
Transmission Lines Author: Michael Leddige 1 Contents PCB Transmission line structures Equivalent Circuits and Key Parameters Lossless Transmission Line Analysis Driving Reflections Systems Reactive Elements
More informationKimmo Silvonen, Transmission lines, ver
Kimmo Silvonen, Transmission lines, ver. 13.10.2008 1 1 Basic Theory The increasing operating and clock frequencies require transmission line theory to be considered more and more often! 1.1 Some practical
More informationThe Wire EE141. Microelettronica
The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect
More informationECE 546 Lecture 13 Scattering Parameters
ECE 546 Lecture 3 Scattering Parameters Spring 08 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Transfer Function Representation
More informationECE 546 Lecture 07 Multiconductors
ECE 546 Lecture 07 Multiconductors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 TELGRAPHER S EQUATION FOR N COUPLED
More informationSinusoidal Steady State Analysis (AC Analysis) Part II
Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationECE 598 JS Lecture 06 Multiconductors
ECE 598 JS Lecture 06 Multiconductors Spring 2012 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 TELGRAPHER S EQUATION FOR N COUPLED TRANSMISSION LINES
More informationLecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
More informationLecture 23: NorCal 40A Power Amplifier. Thermal Modeling.
Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationCHAPTER 6. Inductance, Capacitance, and Mutual Inductance
CHAPTER 6 Inductance, Capacitance, and Mutual Inductance 6.1 The Inductor Inductance is symbolized by the letter L, is measured in henrys (H), and is represented graphically as a coiled wire. The inductor
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationGMII Electrical Specification Options. cisco Systems, Inc.
DC Specifications GMII Electrical Specification Options Mandatory - Communication between the transmitter and receiver can not occur at any bit rate without DC specifications. AC Specifications OPTION
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationTransmission-Line Essentials for Digital Electronics
C H A P T E R 6 Transmission-Line Essentials for Digital Electronics In Chapter 3 we alluded to the fact that lumped circuit theory is based on lowfrequency approximations resulting from the neglect of
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC06 74HC/HCT/HCU/HCMOS
More informationECE 451 Advanced Microwave Measurements. TL Characterization
ECE 451 Advanced Microwave Measurements TL Characterization Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 451 Jose Schutt-Aine 1 Maxwell s Equations
More informationSI Surging Ideas TVS Diode Application Note PROTECTION PRODUCTS. Layout Guidelines for adding ESD Protection in HDMI Receiver Applications
Layout Guidelines for adding ESD Protection in HDMI Receiver Applications The High Definition Multimedia Interface (HDMI) video signals are transmitted on very high speed differential pairs. These lines
More informationNoise PART 1: Crosstalk. Teuvo Suntio. Professor of Power Electronics at University of Oulu. Bibliography
* * * Noise PRT 1: rosstalk Teuvo Suntio Professor of Power Electronics at University of Oulu Slide 1/11 ibliography S. Hall, G. Hall, J. call, HighSpeed Digital System Design: Handbook of Interconnect
More informationAnnouncements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution
- Fall 2002 Lecture 25 Interconnect Effects I/O, Power Distribution Announcements Homework 9 due next Tuesday Hardware lab this week Project phase 2 due in two weeks 1 Today s Lecture Impact of interconnects»
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationBasics of Network Theory (Part-I)
Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]
More informationECE 451 Transmission Lines & Packaging
Transmission Lines & Packaging Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Radio Spectrum Bands The use of letters to designate bands has long ago
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More information4-bit magnitude comparator
FEATURES High-impedance NPN base inputs for reduced loading (0µA in High and ow states) Magnitude comparison of any binary words Serial or parallel expaion without extra gating PIN CONFIGURATION B V CC
More informationand Ee = E ; 0 they are separated by a dielectric material having u = io-s S/m, µ, = µ, 0
602 CHAPTER 11 TRANSMISSION LINES 11.10 Two identical pulses each of magnitude 12 V and width 2 µs are incident at t = 0 on a lossless transmission line of length 400 m terminated with a load. If the two
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture : Channel Components, Wires, & Transmission Lines Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationNTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder
NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder Description: The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4
More informationTransient Analysis of Interconnects by Means of Time-Domain Scattering Parameters
Transient Analysis of Interconnects by Means of Time-Domain Scattering Parameters Wojciech Bandurski, Poznań Univ. of Technology 60-965 Poznań, Piotrowo 3a, Poland, bandursk@zpe.iee.put.poznan.pl INTRODUCTION
More informationEELE 3332 Electromagnetic II Chapter 11. Transmission Lines. Islamic University of Gaza Electrical Engineering Department Dr.
EEE 333 Electromagnetic II Chapter 11 Transmission ines Islamic University of Gaza Electrical Engineering Department Dr. Talal Skaik 1 1 11.1 Introduction Wave propagation in unbounded media is used in
More informationEquivalent Circuit Model Extraction for Interconnects in 3D ICs
Equivalent Circuit Model Extraction for Interconnects in 3D ICs A. Ege Engin Assistant Professor, Department of ECE, San Diego State University Email: aengin@mail.sdsu.edu ASP-DAC, Jan. 23, 213 Outline
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN70: High-Speed Links Circuits and Systems Spring 07 Lecture : Channel Components, Wires, & Transmission Lines Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab Lab begins
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS
More informationHow to Avoid Butchering S-parameters
How to Avoid Butchering S-parameters Course Number: TP-T3 Yuriy Shlepnev, Simberian Inc. shlepnev@simberian.com +1-(702)-876-2882 1 Introduction Outline Quality of S-parameter models Rational macro-models
More informationReflections on S-parameter Quality DesignCon IBIS Summit, Santa Clara, February 3, 2011
Reflections on S-parameter Quality DesignCon IBIS Summit, Santa Clara, February 3, 2011 Yuriy Shlepnev shlepnev@simberian.com Copyright 2011 by Simberian Inc. Reuse by written permission only. All rights
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 13, 2017 Variation; I/O Circuits, Inductive Noise Lecture Outline! Design Quality " Variation! Packaging! Variation and Testing!
More informationEECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation
EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation Prof. Niknejad University of California, Berkeley University of California, Berkeley EECS 117 Lecture 3 p. 1/23 Transmission Line
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationModule 2 : Transmission Lines. Lecture 1 : Transmission Lines in Practice. Objectives. In this course you will learn the following
Objectives In this course you will learn the following Point 1 Point 2 Point 3 Point 4 Point 5 Point 6 Point 7 Point 8 Point 9 Point 10 Point 11 Point 12 Various Types Of Transmission Line Explanation:
More informationDistributed by: www.jameco.com 1-800-831-42 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download:
More informationMM74C908 Dual CMOS 30-Volt Relay Driver
Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists
More informationTotal No. of Questions :09] [Total No. of Pages : 03
EE 4 (RR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 016 Second Semester ELECTRICAL & ELECTRONICS NETWORK ANALYSIS Time: Three Hours Answer Question
More informationBasics of Network Theory (Part-I)
Basics of Network Theory (Part-I) 1. One coulomb charge is equal to the charge on (a) 6.24 x 10 18 electrons (b) 6.24 x 10 24 electrons (c) 6.24 x 10 18 atoms (d) none of the above 2. The correct relation
More informationSinusoidal Steady State Analysis (AC Analysis) Part I
Sinusoidal Steady State Analysis (AC Analysis) Part I Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 7C/CT/CU/CMOS Logic Family Specifications The IC06 7C/CT/CU/CMOS Logic Package Information The IC06 7C/CT/CU/CMOS
More informationECE 476 Power System Analysis Fall 2014 Exam #1, Thursday, October 2, :30AM - 10:50AM
ECE 476 Power System Analysis Fall 4 Exam #, Thursday, October, 4. 9:3AM - :5AM Name: Problem (5 p) Two balanced 3-phase loads are connected in parallel. One is Y-connected and draws 75 kw (3-phase) at.8
More informationThe process of analysing a circuit using the Laplace technique can be broken down into a series of straightforward steps:
Analysis of a series RLC circuit using Laplace Transforms Part. How to do it. The process of analysing a circuit using the Laplace technique can be broken down into a series of straightforward steps:.
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic
More informationIMPEDANCE and NETWORKS. Transformers. Networks. A method of analysing complex networks. Y-parameters and S-parameters
IMPEDANCE and NETWORKS Transformers Networks A method of analysing complex networks Y-parameters and S-parameters 1 ENGN4545/ENGN6545: Radiofrequency Engineering L#7 Transformers Combining the effects
More informationECE 497 JS Lecture - 13 Projects
ECE 497 JS Lecture - 13 Projects Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 ECE 497 JS - Projects All projects should be accompanied
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic
More informationTransmission Line Basics II - Class 6
Transmission Line Basics II - Class 6 Prerequisite Reading assignment: CH2 Acknowledgements: Intel Bus Boot Camp: Michael Leddige Agenda 2 The Transmission Line Concept Transmission line equivalent circuits
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationThe Cooper Union Department of Electrical Engineering ECE135 Engineering Electromagnetics Exam II April 12, Z T E = η/ cos θ, Z T M = η cos θ
The Cooper Union Department of Electrical Engineering ECE135 Engineering Electromagnetics Exam II April 12, 2012 Time: 2 hours. Closed book, closed notes. Calculator provided. For oblique incidence of
More informationPHOTO SCR OPTOCOUPLERS
PACKAGE SCHEMATIC 6 6 ANODE 6 GATE CATHODE 2 5 ANODE N/C 3 4 CATHODE 6 DESCRIPTION The HC series consists of a gallium-arsenide infrared emitting diode optically coupled with a light activated silicon
More informationLecture (5) Power Factor,threephase circuits, and Per Unit Calculations
Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations 5-1 Repeating the Example on Power Factor Correction (Given last Class) P? Q? S? Light Motor From source 1000 volts @ 60 Htz 10kW
More informationIntroduction to RF Design. RF Electronics Spring, 2016 Robert R. Krchnavek Rowan University
Introduction to RF Design RF Electronics Spring, 2016 Robert R. Krchnavek Rowan University Objectives Understand why RF design is different from lowfrequency design. Develop RF models of passive components.
More informationLecture 11 - AC Power
- AC Power 11/17/2015 Reading: Chapter 11 1 Outline Instantaneous power Complex power Average (real) power Reactive power Apparent power Maximum power transfer Power factor correction 2 Power in AC Circuits
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: pecial Topics in High-peed Links Circuits and ystems pring 01 Lecture 3: Time-Domain Reflectometry & -Parameter Channel Models am Palermo Analog & Mixed-ignal Center Texas A&M University Announcements
More informationLecture 05 Power in AC circuit
CA2627 Building Science Lecture 05 Power in AC circuit Instructor: Jiayu Chen Ph.D. Announcement 1. Makeup Midterm 2. Midterm grade Grade 25 20 15 10 5 0 10 15 20 25 30 35 40 Grade Jiayu Chen, Ph.D. 2
More informationInterconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1
Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 James Morizio 1 Introduction Chips are mostly made of wires called interconnect In stick diagram,
More information5/1/2011 V R I. = ds. by definition is the ratio of potential difference of the wire ends to the total current flowing through it.
Session : Fundamentals by definition is the ratio of potential difference of the wire ends to the total current flowing through it. V R I E. dl L = σ E. ds A R = L σwt W H T At high frequencies, current
More informationElectromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards
Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Frank Y. Yuan Viewlogic Systems Group, Inc. 385 Del Norte Road
More informationHomework Assignment #5 EE 477 Spring 2017 Professor Parker
Homework Assignment #5 EE 477 Spring 2017 Professor Parker Question 1: (15%) Compute the worst-case rising and falling RC time constants at point B of the circuit below using the Elmore delay method. Assume
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS
More informationChapter 5 Steady-State Sinusoidal Analysis
Chapter 5 Steady-State Sinusoidal Analysis Chapter 5 Steady-State Sinusoidal Analysis 1. Identify the frequency, angular frequency, peak value, rms value, and phase of a sinusoidal signal. 2. Solve steady-state
More informationECE 107: Electromagnetism
ECE 107: Electromagnetism Set 2: Transmission lines Instructor: Prof. Vitaliy Lomakin Department of Electrical and Computer Engineering University of California, San Diego, CA 92093 1 Outline Transmission
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS Logic Family Specifications The IC0 74C/CT/CU/CMOS Logic Package Information The IC0 74C/CT/CU/CMOS
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationFEATURES OF 74F06A, 74F07A
7F0, 7F0A, 7F07, 7F07A FEATURES OF 7F0, 7F07 Open Collector output drive ma High speed V output termination voltage Symmetrical propagation delays FEATURES OF 7F0A, 7F07A Open Collector output drive ma
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationWaves on Lines. Contents. ! Transmission Lines! The Smith Chart! Vector Network Analyser (VNA) ! Measurements
Waves on Lines If the wavelength to be considered is significantly greater compared to the size of the circuit the voltage will be independent of the location. amplitude d! distance but this is not true
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More information9A HIGH-SPEED MOSFET DRIVERS
9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS FEATURES Tough CMOS Construction High Peak Output Current.................. 9A High Continuous Output Current........ 2A Max Fast Rise and Fall
More informationTC 412 Microwave Communications. Lecture 6 Transmission lines problems and microstrip lines
TC 412 Microwave Communications Lecture 6 Transmission lines problems and microstrip lines RS 1 Review Input impedance for finite length line Quarter wavelength line Half wavelength line Smith chart A
More information12. Introduction and Chapter Objectives
Real Analog - Circuits 1 Chapter 1: Steady-State Sinusoidal Power 1. Introduction and Chapter Objectives In this chapter we will address the issue of power transmission via sinusoidal or AC) signals. This
More informationDynamic Models for Passive Components
PCB Design 007 QuietPower columns Dynamic Models for Passive Components Istvan Novak, Oracle, February 2016 A year ago the QuietPower column [1] described the possible large loss of capacitance in Multi-Layer
More informationECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 8: Interconnect Manufacturing and Modeling Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review
More informationN-Channel Enhancement-Mode Vertical DMOS FET
N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral
More informationN-Channel Enhancement-Mode Vertical DMOS FETs
VN16 N-Channel Enhancement-Mode Vertical DMOS FETs Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds High input impedance and high
More information