Ferroelectric HfO 2 Thin Films
|
|
|
- Victor Boyd
- 5 years ago
- Views:
Transcription
1 Ferroelectric HfO 2 Thin Films May 12 th, 2015 JACKSON ANDERSON ELECTRICAL AND MICROELECTRONIC ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY
2 Outline Introduction Background Project Objectives Experimental Results Deposition of Doped HfO 2 Thin Films CV Measurements Hysteresis Measurements Conclusions and Future Research 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 2
3 Outline Introduction Experimental Results Conclusions and Future Research 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 3
4 What is Ferroelectricity? 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 4
5 Measurements of Ferroelectricity Remnant Polarization: Polarization in ferroelectric material when no bias applied V c- P r+ V c+ Coercive Voltage/Field: Voltage/E-field when no polarization is present P r- 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 5
6 Benefits of Ferroelectric Memory (FeFET) Sub-100ns read/write times (Yurchuk, 2014) Smaller footprint than DRAM 1T vs 1T1C Potential for use in non-volatile applications Memory window of over 1V shown after 10 days (HfO 2 ) (Yurchuk, 2014) 10 year memory window projected for HfO 2 and traditional materials (ITRS, 2013) Lower write voltages than floating gate or charge-trap memories 4-6 V vs V required for floating gate (Yurchuk, 2014) Non-charge based Arimoto, /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 6
7 Challenges with Traditional Ferroelectric Materials Lead zirconate titanate (PZT) and strontium bismuth tantalate (SBT) most common ferroelectric films These films likely not scalable beyond 22 nm node Low coercive field requires thick ferroelectric layer to obtain useful memory window Thick buffer layer required between ferroelectric gate and channel to limit inter-diffusion Depolarization field caused by buffer layer decreases retention time ITRS, /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 7
8 Why HfO 2? Higher coercive field allows for thin ferroelectric layer, enabling continued scaling of FeFETs Doesn t require thick buffer layer decreases depolarization field, increasing theoretical retention time Familiar material can leverage high-k metal gate (HKMG) process knowledge Yurchuk et al, /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 8
9 Ferroelectricity Reported in a Variety of HfO 2 Films Ferroelectric HfO 2 first reported in 2011 (Si, 4% mol, ALD) (Boesck, 2011) Observed with other dopants such as and Y (Schroeder, 2013) Ferroelectric behavior also seen in sputtered Y-doped HfO 2 (Schroeder, 2013) Year Dopant mol % P r (μc/cm 2 ) E c (MV/cm) 2011 Si Y (ALD) Y (sputtered) Si /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 9
10 Project Objectives 1. Develop a process for fabrication of ferroelectric HfO 2 devices using tools available in the RIT Semiconductor and Microsystems Fabrication Laboratory (SMFL) Sputtered HfO 2 film (no Atomic Layer Deposition) 2. Enable in-house characterization of ferroelectric films through the installation and qualification of a newly purchased ferroelectric test system 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 10
11 Outline Introduction Experimental Results Conclusions and Future Research 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 11
12 Previous RIT Work M. Witulski, Senior Design /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 12
13 CV Window Changes with Sweep Speed Window in CV likely caused by charges rather than ferroelectricity 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 13
14 HfO 2 / Sandwich Approach for More Uniform Doping HfO 2 / deposited via alternating sputter without breaking vacuum Some devices exhibited mechanical failure of film stack after anneal Additional layers added stress to the system Additional interfaces provided more points for failure 600 nm 10 nm 15 nm 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 14
15 Solid Source Doping Revisited 10 nm TiN Reactive Sputter (D1,D2) 15 nm HfO 2 Reactive Sputter (all wafers) 5 nm uminum Layer Evaporation (D1, D4) Sputtering (D2, D3) Sputter & Lift-off Top 10 nm TiN (half of each wafer) Anneal RTA or Furnace Evaporate & Lift-off Top (600 nm) Evaporate Back (600 nm) TiN HfO 2 Si p-type (100) TiN HfO 2 TiN Si p-type (100) HfO 2 Si p-type (100) HfO 2 TiN Si p-type (100) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 15
16 Experimental Matrix Developed Away Developed Away 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 16
17 Promising Results Seen in Samples with TiN Cap Furnace - 1hr 600 C RTA - 20s 850 C 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 17
18 New Ferroelectric Test System Installed Advanced Customized Characterization Technologies TF Analyzer 1000 (TF 1000) allows for: Hysteresis measurement PUND testing Leakage current measurement Fatigue measurement 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 18
19 Discrete Component Measurement Evans, /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 19
20 NaMLab Ferroelectric and Antiferroelectric HfO GE AFE Sample 200Hz 3V 25 9 GE FE Sample 100Hz 3V Polarization uc/cm 0-10 Polarization uc/cm Voltage (V) Voltage (V) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 20
21 Conclusions and Future Research Conclusions: A top TiN layer along with a low-temperature anneal are key in coercing sputtered :HfO 2 into a ferroelectric phase RIT is prepared to characterize fabricated ferroelectric devices aixacct TF Analyzer 1000 proven on both discrete PZT and ferroelectric HfO 2 samples Doped HfO 2 is a strong contender for enabling scalable FeFETs Comparable memory window to PZT can be achieved with a film 10x thinner Future Areas of Research: Materials analysis to investigate effects of solid-source diffusion and anneal method on ferroelectric phase formation in HfO 2 Fabrication of MIM capacitors to allow easy hysteresis measurement Modeling of the impact of depletion capacitance on the hysteresis measurement to allow characterization of MIS capacitors Fabrication and testing of FeFETs using a modified RIT CMOS process 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 21
22 Acknowledgements Karine Florent and Dr. Santosh Kurinec Dr. Dale Ewbank and Dr. Robert Pearson Dr. Uwe Schroeder, NaMLab Dr. Lutz Wilde, Fraunhofer Institute for Photonic Microsystems (IPMS) Dr. Stephan Tiedke, President aixacct Systems GmbH Matt Filmer, Dr. Michael Jackson, and Dr. Karl Hirschman The entire SMFL Staff This work was supported in part by the National Science Foundation, Grant # ECCS Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation. 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 22
23 References [1] E. Yurchuk, et al., "Impact of Scaling on the Performance of HfO2-Based Ferroelectric Field Effect Transistors,"Ieee Transactions on Electron Devices, vol. 61, pp , Nov [2] ITRS Emerging Research Devices, pp. 12, [3] Y. Arimoto and H. Ishiwara, "Current status of ferroelectric randomaccess memory," Mrs Bulletin, vol. 29, pp , Nov [4] T. S. Boescke, J. Muller, D. Brauhaus, U. Schroder, and U. Bottger, "Ferroelectricity in hafnium oxide thin films," Applied Physics Letters, vol. 99, p. 3, Sep [5] U. Schroeder, S. Mueller, J. Mueller, E. Yurchuk, D. Martin, C. Adelmann, et al., "Hafnium Oxide Based CMOS Compatible Ferroelectric Materials," Ecs Journal of Solid State Science and Technology, vol. 2, pp. N69-N72, [6] Evans, Joe T. Typical Performance of Packaged AB Capacitors, Radiant Technologies, Inc /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 23
24 Thank You. 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 24
25 Backup 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 25
26 Dynamic Hysteresis Measurement (DHM) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 26
27 Discrete Ferroelectric Capacitor Structure 250 nm PZT for protection 100 nm Pt Electrode 150 nm Pt Electrode 255 nm PZT Ferroelectric Film 500nm SiO 2 as a foundation 550 µm Si Wafer Evans, /5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 27
28 Doped Capacitors After Anneal 850 C 20s 1000 C 20s 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 28
29 Undoped Shadow Mask Reference Capacitors P-type 111 wafers Anneal Wafer 1: 1000 C Wafer 2: 870 C (850 target) Wafer 3: 740 C (700 target) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 29
30 Reference Capacitors (Fabricated without Doping) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 30
31 Solid Source Doping Revisited 10 nm TiN Reactive Sputter (D1,D2) 15 nm HfO 2 Reactive Sputter (all wafers) 5 nm uminum Layer Evaporation (D1, D4) Sputtering (D2, D3) Sputter & Lift-off Top 10 nm TiN (half of each wafer) Anneal RTA or Furnace Evaporate & Lift-off Top (600 nm) Evaporate Back (600 nm) TiN HfO 2 Si p-type (100) TiN HfO 2 TiN Si p-type (100) HfO 2 Si p-type (100) HfO 2 TiN Si p-type (100) 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 31
32 CV Results 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 32
33 Top TiN Only Furnace - 1hr 600 C RTA - 1s 1000 C RTA - 20s 850 C 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 33
34 Top and Bottom TiN Furnace - 1hr 600 C RTA - 1s 1000 C RTA - 20s 850 C 2/5/2016 JACKSON ANDERSON - FERROELECTRIC HFO2 THIN FILMS 34
ALD deposited ferroelectric HfO 2
ALD deposited ferroelectric HfO 2 S. Slesazeck 1, U. Schroeder 1, E. Yurchuk 1, J. Müller 2, S. Müller 1, D. Martin 1, T. Schenk 1, C. Richter 1,C. Adelmann 3, S. Kalinin 5, A. Kersch 7, and T. Mikolajick
Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET)
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 8-15-2014 Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET) Idris H.
Inductive crystallization effect of atomic-layerdeposited
Zhang et al. Nanoscale Research Letters (2015) 10:25 DOI 10.1186/s11671-014-0711-4 NANO EXPRESS Open Access Inductive crystallization effect of atomic-layerdeposited Hf 0.5 Zr 0.5 O 2 films for ferroelectric
Electrical Characterization with SPM Application Modules
Electrical Characterization with SPM Application Modules Metrology, Characterization, Failure Analysis: Data Storage Magnetoresistive (MR) read-write heads Semiconductor Transistors Interconnect Ferroelectric
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
Laser Annealing of MOCVD Deposited Ferroelectric SrBi 2 Ta 2 O 9, Pb(Zr X Ti 1-X )O 3 and CeMnO 3 Thin Films
1 Laser Annealing of MOCVD Deposited Ferroelectric SrBi 2 Ta 2 O 9, Pb(Zr X Ti 1-X )O 3 and CeMnO 3 Thin Films N.M. Sbrockey 1, J.D. Cuchiaro 1, L.G. Provost 1, C.E. Rice 1, S. Sun 1, G.S. Tompa 1, R.L.
New Ferroelectric Material for Embedded FRAM LSIs
New Ferroelectric Material for Embedded FRAM LSIs V Kenji Maruyama V Masao Kondo V Sushil K. Singh V Hiroshi Ishiwara (Manuscript received April 5, 2007) The strong growth of information network infrastructures
Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors
Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors Felicia A. McGuire 1, Yuh-Chen Lin 1, Katherine Price 1, G. Bruce Rayner 2, Sourabh
Vanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures
211 11th IEEE International Conference on Nanotechnology Portland Marriott August 15-18, 211, Portland, Oregon, USA Vanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures S.
Switching Current Study: Hysteresis Measurement of Ferroelectric Capacitors using Current-Voltage Measurement Method
Chapter 7 Switching Current Study: Hysteresis Measurement of Ferroelectric Capacitors using Current-Voltage Measurement Method 7-1. Introduction Over the past few decades, various methods for obtaining
Steep-slope WSe 2 Negative Capacitance Field-effect Transistor
Supplementary Information for: Steep-slope WSe 2 Negative Capacitance Field-effect Transistor Mengwei Si, Chunsheng Jiang, Wonil Chung, Yuchen Du, Muhammad A. Alam, and Peide D. Ye School of Electrical
Ferroelectric Transistors with Monolayer Molybdenum Disulfide and. Ultra-thin Aluminum-Doped Hafnium Oxide
Ferroelectric Transistors with Monolayer Molybdenum Disulfide and Ultra-thin Aluminum-Doped Hafnium Oxide Wui Chung Yap 1, Hao Jiang 2, Jialun Liu 1, Qiangfei Xia 2, and Wenjuan Zhu 1 1 Department of Electrical
6.1. ABSTRACT 6.2. INTRODUCTION
Chapter 6. Low temperature processed 0.7SrBi 2 Ta 2 O 9-0.3Bi 3 TaTiO 9 thin films fabricated on multilayer electrode-barrier structure for high-density ferroelectric memories This chapter presents the
N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION
JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti
Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect
Supplementary Information for Non-volatile memory based on ferroelectric photovoltaic effect Rui Guo 1, Lu You 1, Yang Zhou 1, Zhi Shiuh Lim 1, Xi Zou 1, Lang Chen 1, R. Ramesh 2, Junling Wang 1* 1 School
Chapter 1. Introduction
Chapter 1. Introduction In this chapter, ferroelectric materials are briefly introduced with emphasis on their nonvolatile memory properties and their potential impact on the current state of digital memories.
ECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
During such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.
Q1 (a) If we apply a positive (negative) voltage step to a p-type (n-type) MOS capacitor, which is sufficient to generate an inversion layer at equilibrium, there is a time interval, after the step, when
Multiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate
Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate Hu Ai-Bin( 胡爱斌 ) and Xu Qiu-Xia( 徐秋霞 ) Institute of Microelectronics,
MENA9510 characterization course: Capacitance-voltage (CV) measurements
MENA9510 characterization course: Capacitance-voltage (CV) measurements 30.10.2017 Halvard Haug Outline Overview of interesting sample structures Ohmic and schottky contacts Why C-V for solar cells? The
Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
The Pennsylvania State University. The Graduate School. College of Engineering NON-VOLATILE FERROELECTRIC TRANSISTOR BASED MEMORY DESIGN:
The Pennsylvania State University The Graduate School College of Engineering NON-VOLATILE FERROELECTRIC TRANSISTOR BASED MEMORY DESIGN: DEVICE-CIRCUIT ANALYSIS CONSIDERING GATE LEAKAGE A Thesis in Electrical
EE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
Testing Thermodynamic States
Testing Thermodynamic States Joe T. Evans, January 16, 2011 www.ferrodevices.com Presentation Outline Introduction A charge model for electrical materials Instrumentation theory based on the charge model
ABSTRACT I NTRODUCT ION
DESIGN OF AN ION IMPLANTATION PROCESS MONITORING CHIP ON I.C.E. AND PROVIDE A METHODOLOGY FOR EVALUATION OF TESTING RESULTS. by JOSEPH J. BURKIS 5th YEAR MiCROELECTRONIC STUDENT ROCHESTER INSTITUTE OF
ALD high-k and higher-k integration on GaAs
ALD high-k and higher-k integration on GaAs Ozhan Koybasi 1), Min Xu 1), Yiqun Liu 2), Jun-Jieh Wang 2), Roy G. Gordon 2), and Peide D. Ye 1)* 1) School of Electrical and Computer Engineering, Purdue University,
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
Introduction to the Radiant EDU
Introduction to the Radiant EDU Radiant Technologies, Inc., Albuquerque, NM USA radiant@ferrodevices.com Rev D April 4, 2013 Summary Radiant Technologies has created the Radiant EDU, a low-cost, simple
Control of Flat Band Voltage by Partial Incorporation of La 2 O 3 or Sc 2 O 3 into HfO 2 in Metal/HfO 2 /SiO 2 /Si MOS Capacitors
Control of Flat Band Voltage by Partial Incorporation of La 2 O 3 or Sc 2 O 3 into HfO 2 in Metal/HfO 2 /SiO 2 /Si MOS Capacitors M. Adachi 1, K. Okamoto 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, N.
RTAC104 AFM References in Package
Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 87107 Tel: 505-842-8007 Fax: 505-842-0366 e-mail: radiant@ferrodevices.com www.ferrodevices.com RTAC104 AFM References in Package
Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack
Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of
Ferroelectric Field-Effect Transistors Based on MoS 2 and
Supplementary Information for: Ferroelectric Field-Effect Transistors Based on MoS 2 and CuInP 2 S 6 Two-Dimensional Van der Waals Heterostructure Mengwei Si, Pai-Ying Liao, Gang Qiu, Yuqin Duan, and Peide
Bipolar and unipolar electrical fatigue in ferroelectric lead zirconate. titanate thin films: an experimental comparison study
Bipolar and unipolar electrical fatigue in ferroelectric lead zirconate titanate thin films: an experimental comparison study X.J. Lou and J. Wang Department of Materials Science and Engineering, National
Fig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
SUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION Insulating Interlocked Ferroelectric and Structural Antiphase Domain Walls in Multiferroic YMnO 3 T. Choi 1, Y. Horibe 1, H. T. Yi 1,2, Y. J. Choi 1, Weida. Wu 1, and S.-W. Cheong
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer
EE 4345 Chapter 6 Derek Johnson Michael Hasni Rex Reeves Michael Custer Coupling AC Signals Constructing timing networks Constructing phase shift networks Feedback loop compensation Semiconductors use:
Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
MaxCaps Next Generation Dielectrics for Integrated Capacitors
MaxCaps Next Generation Dielectrics for Integrated Capacitors Guenther Ruhl Infineon Technologies AG Σ! 2365 Semicon Europa 2011 Dresden, October 11, 2011 October 11, 2011 1 Outline Introduction MaxCaps
RTAD Dual Ferroelectric Capacitors in TO-18 Package
Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 877 Tel: 55-842-87 Fax: 55-842-366 e-mail: radiant@ferrodevices.com www.ferrodevices.com Date: April 16, 13 RTAD Dual Ferroelectric
Ambient-protecting organic light transducer grown on pentacenechannel of photo-gating complementary inverter
Electronic Supplementary information Ambient-protecting organic light transducer grown on pentacenechannel of photo-gating complementary inverter Hee Sung Lee, a Kwang H. Lee, a Chan Ho Park, b Pyo Jin
Unipolar and bipolar fatigue in antiferroelectric lead zirconate thin films and. evidences for switching-induced charge injection inducing fatigue
Unipolar and bipolar fatigue in antiferroelectric lead zirconate thin films and evidences for switching-induced charge injection inducing fatigue X.J. Lou and J. Wang Department of Materials Science and
An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B
Thin Solid Films 488 (2005) 167 172 www.elsevier.com/locate/tsf An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B S.C. Chen a, T, J.C. Lou a, C.H. Chien
Improved Interfacial and Electrical Properties of GaSb Metal Oxide
Improved Interfacial and Electrical Properties of GaSb Metal Oxide Semiconductor Devices Passivated with Acidic (NH 4 ) 2 S Solution Lianfeng Zhao, Zhen Tan, Jing Wang, and Jun Xu * Tsinghua National Laboratory
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,
Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang
Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications Hyunsang Hwang Dept. of Materials Science and Engineering Gwangju Institute of Science and Technology (GIST), KOREA
Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB
MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent
Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation
Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo Microsystems Technology Laboratories, MIT December 5, 2016 Sponsors:
Low leakage ZrO 2 based capacitors for sub 20 nm DRAM technology nodes
Low leakage ZrO 2 based capacitors for sub 20 nm DRAM technology nodes Milan Pešić, 1 Steve Knebel, 1 Maximilian Geyer, 1 Sebastian Schmelzer 2, Ulrich Böttger 2, Nadiia Kolomiiets 3, Valeri V. Afanas
Chapter 3 Chapter 4 Chapter 5
Preamble In recent years bismuth-based, layer-structured perovskites such as SrBi 2 Nb 2 O 9 (SBN) and SrBi 2 Ta 2 O 9 (SBT) have been investigated extensively, because of their potential use in ferroelectric
A Ferroelectric Semiconductor Field-Effect Transistor
A Ferroelectric Semiconductor Field-Effect Transistor Mengwei Si 1,4, Shengjie Gao 2,4, Gang Qiu 1,4, Jingkai Qin 1,4, Yuqin Duan 1,4, Jie Jian 3, Haiyan Wang 3, Wenzhuo Wu 2,4 and Peide D. Ye 1,4, * 1
Advanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
Enhanced Mobility CMOS
Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge
Sub-kT/q Switching in Strong Inversion in PbZr 0.52 Ti 0.48 O 3 Gated Negative Capacitance FETs
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits Received 7 April 2015; revised 16 May 2015; accepted 23 May 2015. Date of publication 22 June 2015; date of current version 3
Lecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
Chapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
CHAPTER-1 INTRODUCTION
CHAPTER-1 INTRODUCTION 1.1 OVERVIEW In today s microelectronics computer industry, various types of memories are used for the data storage. Generally, memories are categorized into volatile and non-volatile.
Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
AN ABSTRACT OF THE THESIS OF. Taran V. Harman for the degree of Master of Science in
AN ABSTRACT OF THE THESIS OF Taran V. Harman for the degree of Master of Science in Electrical and Computer Engineering presented on December 10, 2003. Title: Ferroelectric Thin Film Development. Abstract
Midterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
Fabrication of Pt/Sr 2 (Ta 1-x,Nb x ) 2 O 7 /SiO 2 /Si Field-Effect Transistor for One-Transistor-Type Ferroelectric Random Access Memory
Proceedings of the 6th WSEAS International Conference on Microelectronics, Nanoelectronics, Optoelectronics, Istanbul, Turkey, May 27-29, 2007 37 Fabrication of Pt/Sr 2 (Ta 1-x,Nb x ) 2 O 7 /O 2 / Field-Effect
Thin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
OFF-state TDDB in High-Voltage GaN MIS-HEMTs
OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding
Magnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET
Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department
Novel Back-Biased UTBB Lateral SCR for FDSOI ESD Protections
Novel Back-Biased UTBB Lateral SCR for FDSOI ESD Protections Yohann Solaro 1,2,3, Pascal Fonteneau 1, Charles-Alexandre Legrand 1 Claire Fenouillet-Beranger 1,3, Philippe Ferrari 2, Sorin Cristoloveanu
CVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs
Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:
Agenda. 1. Atomic Layer Deposition Technology
Agenda 1. Atomic Layer Deposition Technology 2. What is ALD? Atomic Layer Deposition is invented in 1977 by T. Suntola et al. - New Deposition Method for Electro-Luminescent Display (ZnS:Mn Thin Films)
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
Review of Semiconductor Fundamentals
ECE 541/ME 541 Microelectronic Fabrication Techniques Review of Semiconductor Fundamentals Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Page 1 Semiconductor A semiconductor is an almost insulating material,
Fabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers
Fabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers H. G. Yu, R. Wolf*,K. Deng +,L.Zou +, S. Tadigadapa and S. Trolier-McKinstry* Department of Electrical Engineering,
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
Lecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
Influence of electrode materials on CeO x based resistive switching
Influence of electrode materials on CeO x based resistive switching S. Kano a, C. Dou a, M. Hadi a, K. Kakushima b, P. Ahmet a, A. Nishiyama b, N. Sugii b, K. Tsutsui b, Y. Kataoka b, K. Natori a, E. Miranda
Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC
Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics
Digital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
PROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY ABSTRACT
PROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY Kanta Saino Device Integration Group, Technology & Development Office, Elpida Memory Inc. 7-10 Yoshikawakogyodanchi, Higashihiroshima,
Challenges and Opportunities. Prof. J. Raynien Kwo 年
Nanoelectronics Beyond Si: Challenges and Opportunities Prof. J. Raynien Kwo 年 立 Si CMOS Device Scaling Beyond 22 nm node High κ,, Metal gates, and High mobility channel 1947 First Transistor 1960 1960
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
Si Based Mis Devices with Ferroelectric Polymer Films for Non-Volatile Memory Applications
University of Massachusetts Amherst ScholarWorks@UMass Amherst Masters Theses 1911 - February 2014 January 2007 Si Based Mis Devices with Ferroelectric Polymer Films for Non-Volatile Memory Applications
Compensating for Time Dependent Charge Components in Hysteresis Loops
Compensating for Time Dependent Charge Components in Hysteresis Loops Scott P. Chapman, Joe T. Evans, Jr., Bob C. Howard,, Albuquerque, NM USA 87112 radiant@ferrodevices.com September 29, 28 Summary The
Semiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
Master Thesis. Effect of Alkali-earth-elements Incorporation on La 2 O 3 Dielectrics for Scaled Silicon MOS Device
Master Thesis Effect of Alkali-earth-elements Incorporation on Dielectrics for Scaled Silicon MOS Device Tomotsune Koyanagi Department of Electronics and Applied Physics Interdisciplinary Graduate School
Technical Report PZT-Silicon Cantilever Benders
Radiant Technologies, Inc. 2021 Girard SE Albuquerque, NM 876 Tel: 505-842-8007 Fax: 505-842-0366 Technical Report PZT-Silicon Cantilever Benders Subject: Displacement Measurements of Silicon Cantilevers
Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors
Journal of the Korean Physical Society, Vol. 44, No. 1, January 2004, pp. 112 116 Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors Y. K. Park, Y. S. Ahn, S. B. Kim, K. H. Lee, C. H.
Analysis of Band-to-band. Tunneling Structures. Title of Talk. Dimitri Antoniadis and Judy Hoyt (PIs) Jamie Teherani and Tao Yu (Students) 8/21/2012
1 Analysis of Band-to-band Title of Talk Tunneling Structures Dimitri Antoniadis and Judy Hoyt (PIs) Jamie Teherani and Tao Yu (Students) 8/21/2012 A Science & Technology Center Vertical Type-II TFET Structure
Quantification of Trap State Densities at High-k/III-V Interfaces
Quantification of Trap State Densities at High-k/III-V Interfaces Roman Engel-Herbert*, Yoontae Hwang, and Susanne Stemmer Materials Department, University of California, Santa Barbara *now at Penn State
nmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
How a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
Scaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
Leakage Current-Voltage Characteristics of Ferroelectric Thin Film Capacitors
Journal of the Korean Physical Society, Vol. 38, No. 6, June 2001, pp. 723 728 Leakage Current-Voltage Characteristics of Ferroelectric Thin Film Capacitors Kwangbae Lee and Byung Roh Rhee Department of
Electrical characterization of polymer ferroelectric diodes
Electrical characterization of polymer ferroelectric diodes Reza Saberi Moghaddam July 2010 Supervisors: Prof. Dr. Dago. M. de Leeuw Prof. Dr. Ir. P. W. M. Blom Dr. K. Asadi Molecular Electronics, Physics
Nanoparticle Memories: CMOS, Organic and Hybrid approaches
Nanoparticle Memories: CMOS, Organic and Hybrid approaches Panagiotis Dimitrakis, Ph.D IMEL/NCSR Demokritos Winter School on Nanoelectronic and Nanophotonics Bilkent University Ankara, Turkey 19-25 January