Comparison of bulk driven, floating gate and sub threshold methods in designing of a typical amplifier
|
|
- Mark Ryan
- 5 years ago
- Views:
Transcription
1 Journal of Novel Applied ciences Available online at 03 JNA Journal-03--9/ IN JNA Coparison of bulk driven, floatin ate and sub threshold ethods in desinin of a typical aplifier Abdullah Ahadi, ina Mohaadi, Mohaad Farahanchi and Abdolreza Esaeli 3*. Departent of Electrical Enineerin,MahoodAbaad University, MahoodAbaad, Iran. Departent of Electrical Enineerin, University of cience and echnoloy, Mazandaran-Babol, Iran 3. Plasa Physics and nuclear fusion research school, Nuclear cience and echnoloy Research Institute, ehran, Iran Correspondin author: Abdolreza Esaeli ABRAC: Nowadays one of the ost iportant paraeters in desinin analo circuits or even in the diital circuits is Reducin the consuption power of the circuit. In analo circuits, power consuption has a direct relationship with the values of circuit supply voltae and iven the equation in diital circuits the power can be directly related to the square of the supply voltae value. It is therefore concluded that the reduction of power consuption of analo or diital circuits can be achieved by reducin the supply voltae. Another advantae of low supply voltae is that circuits are easy to transport because the sall battery is used as the supply voltae on the. (e.., audio devices). Keywords: electronic aplifier, bulk driven, floatin ate, sub threshold, power consuption, low voltae supply, CMO, HPICE. INRODUCION In the industry it is tried to reduce the electronic tools size for easier access to the such as audio devices includin obile. One of the ways to reduce the volue is usin the low supply voltae. Because in doin so In addition to reducin the volue of the produced part, its power consuption will also be reduced. Althouh a reduced supply voltae is suitable to achieve this oal but there are liits to the threshold voltae of transistors and so that the supply value cannot be reduced. However, several ethods have been proposed throuh which one can achieve to a voltae ain and appropriate arin with inial supply voltae, aon the there are subthreshold, bulk-driven, floatin ate that each has strenths and pitfalls. in the paper it is tried to copare 3 ethods in order to deal with their strenths and pitfalls therefore a double floor circuit has been proposed which all entioned ethods have been used in order to desin it to reach a 35 db ain with 6 supply.then in the next sections we have tried to copare the results considerin briefly each ethod the intended circuit will be desined finally. Floatin ate MOFE Please Floatin ate MOFE has a structure siilar to a conventional MOFE. he only difference between the control ate and its substrate is that there is a poly silicon floatin ate which is surrounded by an insulatin silicon dioxide. (Blalock and Allen, 995; ai, 006). Gure. shows the structure of an N-channel floatin ate MOFE with two inputs &. he circuit analysis of this MOFE is siilar to an increental MOFE the only difference is that the inputs are connected to the transistor ate as capacitor connection. he sybol of the device is shown in Fiure. he capacitors & are sybol of fored capacitors between the floatin ate and input ates and is the capacitor between the floatin
2 ate and body. he perforance of the device is siilar to a conventional MOFE, which the only difference with the conventional MOFE is that the voltae on the ate is not directly controlled by the input control but the inputs can control the voltae on the ate via capacitors &.. he transistors can also work in active and sub-threshold area based on voltae relationship between ate and source and threshold voltae value. if transistor works in he active reion. ( ) c () c c0 c theq th c c C I v C 0 theq D FG C C k FG c th th c w v vt l QFG C DD C n C BB CGi i C D C B Gi n / C C Gi () (3) (4) (5) (6) However, if the transistor works in the active area, we will have the followin equation: and source and threshold voltae value.. Heq k I D (7) hus via a floatin ate transistor the total threshold voltae of the device can be lowered by applyin a DC voltae (Razavi, 00; Bahani and Fakhraie, 000). We'll di the threshold voltae by selectin values of the input capacitors even by selectin appropriately k and v we can reach the value th to zero. Its sall sinal odel is shown in Fiure. he capacitor between ate and drain causes the output ipedance of the transistor is reduced and the circuit ain died. (A) (B) Fiure. floatin-ate MOFE odel Fiure. all sinal odel of MOFE floatin ate C GD 0 f 0 C (8) 430
3 he transistor has various applications in the circuit.due to insulator between floatin ate the other nodes the load on it can be aintained for lon periods of tie. For this reason its iportant application is to ake EPROM and EEPROM eories in diital circuits. In analo circuits because the aount of threshold voltae of transistors can be controlled and reduced they are used in low voltae circuits. Input capacitance can cause an increase in circuit noise which is eliinated via suitable ethods. he ajor disadvantae of transistors is the hih cost durin construction. (Rosenfeld and Kozak, 004; Noran and Neff, 008; Yan and Andrrou, 009). A Brief tudy on the sub-threshold ethod When the ate - source voltae of a MOFE transistor is less than the threshold voltae, the Channel is in weak inversion which the area of the perforance is called sub-threshold transistor. Device consuption current in the reion is an exponential equation: I D r 0 I K " w l I D nk / q nk q e q( v G v tn ) exp nk (9) (0) () In this reion because the aount of transistors current is very low, circuit consuption power will below and also voltae drop on the drain - source terinal is low. Because of these two above iportant properties in desinin the low voltae and power circuits this structure is used. Nearly iilar to a transistor BJ, MOFE transistor trans-induction is directly related to the transistor current in the sub-threshold area (Rosenfeld and Kozak, 004) Because in the sub-threshold area there is low transistor current so the trans-induction value is low too. But iven the ain value is equal to, it is clear that the channel lenth plays an iportant role in the operation thus due to channel lenth increase the ain value will rise. But its weakness is that due to very low transistor current the trans-induction value of transistor is very sall, as a result the ain width and extent of circuit is reduced Because - for exaple - in a two-floor circuit, the value of circuit sinle ain width is directly related to the value of input floor trans-induction iven the equation (4). herefore, this type of circuit is used in the low frequency. GBW cc () In this ethod we ake use of the auxiliary and folded cascade circuit with it to strenthen further ain. his structure has pitfalls includin: It has no a ood frequency response. r For he values D 3k / q,the equations & 0 are non-linear and akes it difficult to desin. 3 o increase the ain of a transistor the devices width should be hih and so the speed of the circuit will be reduced. Investiation of body-driven circuits Dependency of the threshold voltae to the body voltae Usually the body terinal voltae in soe cases is naed as source of error. But the reality is that althouh the body terinal and the voltae on which and even the voltae deference between this terinal and especially the source terinal create soe probles in desinin and probably calculation and we should care about it as a second ate for this and even apply input sinal to it and expect the sinal aplification by the device in these conditions. Given that different discussions set forth for the arraneents with ate input (ate-driven) such as voltae aplification value, frequency response quality, input & output voltae liit, etc. It is necessary to adopt that whether the body can be as input, the above discussion should investiated. he chapter ais to learn ore about transistor circuits with sinal input to the body terinal (Bulk - Driven), and explorin soe iportant features of aplifier. 43
4 with respect to the threshold voltae relations in the devices PMO, NMO: bs H B ID ( B s ID G ( f B id h id h ) H )( ) B s (3) - ) NMO H th0 ( f B f ) PMO (4) I D C n ox w ( l G th ) (5) It can be seen that the rate of voltae chanes of body-source ay ipact on the threshold voltae. For exaple, as shown in Fiure 3 due to increase of the body terinal voltae in relation to the source, threshold voltae is reduced. hus, iven the drain current relationship with threshold voltae reduction the drain current increases. Another point is presuable fro equations (5),(6) and (7) is that the rate of chanes of transistors current is less than that of body-source voltae in coparison to that of source-ate voltae, o when the devices are bein used up by the body-driven ethod they have ore input chanes than ate driven state. he quality of the above entioned atter is shown in Fiure 3. Accordin to Fiure 3 in a transistor, n-type increases due to increase in the body voltae relative to the transistor current source. But what is iportant is that the body terinal voltae value should also be liited because pad lock or leakae current throuh device internal diodes will effect on the transistor function. If the input voltae of the body (in the device NMO) increases, internal bonds PN between the body and source and that of the drain and body source will becoe active and even activates the links (Fiure 4). In addition unwanted BJ transistors ay be activated and pad lockin happen. Fiure 3. the drain current with respect to body-source and ate - source voltae Fiure 4. internal structure of an NMO 43
5 In DC analysis of transistor circuit, the drain current can be calculated via followin equation reardless of any arraneent. w ID 0Cox G H0 f B f l (6) Which the followin equations are defined in: aturation reion D G H (7) riode reion D G H (8) Cut-off reion G H (9) o the DC voltae of body - source terinal has a feature either in circuits(bulk-driven) or in circuits (Gate- Driven) and will chane the operatin point to the sae extent.in all-sinal analysis of a device as body-driven or with ate input or observin sall sinal odel of the aplifiers we will have the followin equations. Latch up: bs bs B s ID H G f f ID ( B ( B (0) () () 0. x 0.4 (3) id h B id h ) s H )( ) B B f (4) In he sall-sinal analysis, the drain current in addition to dependency on the ate - source sall sinal voltae ( s ) is depended as well to the Body - source sall-sinal voltae that the dependency value and bs is f defined via trans-inductions & which in the equations described if B , bs is ore than, but the pitfall of this is the hih leakae current and probably the pad lockin Relations (Philllip, 003). As it has been shown in the above equations bs, this eans that the trans-induction value could even be five bs ties larer than that of trans-induction.i.e. he value of the sinal strenth by insertin the input into the body is 5 ties lower than sinal insertion into the ate, and then it is also the weakness of body-driven circuit. Another weakness with the body input is its speed reduction relative to the oent the sae device works with input ate frae (Pease Robert, 000). ft f bulkdriven t 3. 8 atedriven (5) Coparison of ethods Fiures 5,6 and 7 are respectively the circuits with quite siilar structure which their differences are: how to insert the input voltae to the circuit, how to bias and also kind of input transistor. he circuit K in the first floor is a PMO differential double floor circuit that was used. he second floor circuit is a low voltae aplification AB. a voltae source was used to bias the second floor circuit. We exaine 3 paraeters such as size,phase arin and consuption power to copare the ethods for 433
6 achievin the voltae ain in 35 db. Fiure 5- shows the circuit with differential pair input in the body-driven layout. Fiure 5. he circuit with body-driven input able. ize of circuit transistors and eleents in fiure 5 L(µ) W(µ) eleents ize M CL 5p M.7 R 0.k M.7 C 0n M3 4.8 A 35db M4 8 PH 75 M5 P(w) 946n M5 eleents ize M7 7 Fiure 6. Frequency response of the circuit in Fiure 5 Fiure 7. the proposed circuit which all devices are biased in sub-threshold reion able. he transistors and eleents size of the circuit in Fiure 7 M L(µ) W(µ) M 0 70 M 0 70 M3 70 M4 60 M5 40 M eleents ize CL 5p C.3p R 00K A 35db PH 30 P(w) 6n 434
7 Fiure 8. Frequency response of the circuit in Fiure 7 Fiure 9. Circuit with floatin ate input We will discuss the circuit via floatin ate transistor inputs. able 3. ize of the transistors and eleents of circuit in Fiure 9 M L(µ) W(µ) eleents ize M 5 CL 5p M 5 C f M3.5 R 0.5K M4 A 35db M5 5 PH 8 M5 5 P(w).97u M7 5 Fiure 0. Frequency response of the circuit in Fiure 9 It can be seen that in Coparison of phase arin and circuit size (occupied space) the body driven is ore preferred and the sub-threshold ethod will occupy ore volue. In coparison of power consuption three ethods are perceived. he sub-threshold ethod has less consuption power in proportion to two other ethods and the floatin-ate ethod will have ore consuption power. 435
8 CONCULION In the paper after desinin a double floor circuit by 3 ethods which has been carried out throuh 6 supply voltae; it was evident that even if all of the can be used in low supply voltae very well but dependin on the overall oal everyone can be used. For exaple, if circuit desin taret is led to very low consuption power the sub-threshold technique is the ost appropriate one However; its low frequency response still reains as before or if the objective of circuit desin is with a suitable volue of bulk. REFERENCE Bahani and Fakhraie M A Rail o Rail Constant G -olt cosopap proceedin of the IEEE international syposiu on circuit and syste,ol., PP Blalock B J and Allen PE A low-voltae,bulk-driven MOFE current Mirror for CMO echnoloy IEEEInternational yposio on Circuit and yste,ica95.,ol.3, PP B Kin Fahd university of petroleu and Minerals "Ultera-Lowoltae Operational plifier". Noran L, Neff J "A Novel Floatin Gate Circuit Faily with ubthreshold oltae win Ultra Low Power operation" International conference.on circuit and yste Dec, pp.-6. Pease R "he Desin Of Band- ap circuits"ieee 990 Bipolar and circuitechnoloy Meetin,PP 4-8. Philllip E Allen Benjain J.Blalock scool of electrical and coputer enineerin Georia institute of technoloy Atlanta"Low voltae analo circuits usin standards Cos technoloy". Rairez J "Low upply oltae Ota Artitecture Usin Floatin Gate ransistors"ieee Electrical and coputer enineerin. Razavi B. 00. Desin of Analo CMO Interated circuits New York:Mc Graw-Hill. Rosenfeld J and Kozak M A Bulk-Driven CMO OA with 68db DC Gain, th IEEE International conference.on circuit and yste,icec 004,dec,pp.5-8. ai C F Usin Bulk-Driven echnoloy Operate In subthreshold to Reion to Desin alow oltaeand Operatoinal Aplifier IEEE Circuit and yste. pp Yan K and Andrrou G "he Multiple Input Floatin Gate MO Difrential Aplifier An Analo oputational Buildin Block" IEEE Circuit and yste pp
Lab 4: Frequency Response of CG and CD Amplifiers.
ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 ab 4: Frequency esponse of CG and CD Aplifiers.. OBJECTIVES Understand the role of input and output ipedance in deterinin
More informationEECE488: Analog CMOS Integrated Circuit Design. Introduction and Background
EECE488: Analo CMOS Interated Circuit Desin Introduction and Backround Shahriar Mirabbasi Departent of Electrical and Coputer Enineerin University of British Colubia shahriar@ece.ubc.ca Technical contributions
More informationECEG 351 Electronics II Spring 2017
G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless
More informationECEG 351 Electronics II Spring 2017
ECEG 351 Electronics Sprin 017 Review Topics for Exa #3 Please review the Exa Policies section of the Exas pae at the course web site. You should especially note the followin: 1. You will be allowed to
More informationEE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers
33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected
More informationLecture 36: MOSFET Common Drain (Source Follower) Amplifier.
Whites, EE 320 Lecture 36 Pae 1 of 10 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.
More informationEECE488: Analog CMOS Integrated Circuit Design. Set 2: Background
EECE488: Analo CMOS Interated Circuit esin Set : Backround Shahriar Mirabbasi epartent of Electrical and Coputer Enineerin Uniersity of British Colubia shahriar@ece.ubc.ca Technical contributions of Pedra
More informationA new small-signal RF MOSFET model
A new sall-sinal F MOSFET odel KWO-MING HANG, HAN-PANG WANG Departent of Electronics Enineerin, National hiao-tun Uniersity, Hsinchu, Taiwan 3,. O.. Tel: 8863573887. Fax: 8863573887. Astract: In this paper,
More informationEE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design
EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth
More informationANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS
ANALYSS OF POWER EFFCENCY FOR FOUR-PHASE POSTVE CHARGE PUMPS Chien-pin Hsu and Honchin Lin Department of Electrical Enineerin National Chun-Hsin University, Taichun, Taiwan e-mail:hclin@draon.nchu.edu.tw
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationThe design and simulation of magneto-rheological damper for. automobile suspension
International Journal of Research in Enineerin and Science (IJRES) ISSN (Online): 3-9364, ISSN (Print): 3-9356 Volue 3 Issue 9 ǁ Septeber. 15 ǁ PP.16-3 The desin and siulation of aneto-rheoloical daper
More informationCHAPTER 5 THEORETICAL MODELING OF ELASTIC PROPERTIES
123 CHAPTR 5 THORTICAL MODLING OF LASTIC PROPRTIS 5.1 INTRODUCTION lastic properties are the basic quantities that are required durin desin and optiization of a lainated structure. An orthotropic laina/lainate
More informationIntroduction to CMOS RF Integrated Circuits Design
Introduction to CMO F Interated Circuit Dein III. Low Noie Aplifier Introduction to CMO F Interated Circuit Dein Fall 0, Prof. JianJun Zhou III- Outline Fiure of erit Baic tructure Input and output atchin
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationECEN326: Electronic Circuits Fall 2017
EEN36: Electronic ircuits Fall 07 ecture 5: Frequency esponse a Palero Analo & Mixed-al enter Texas A&M University Announceents HW5 due / Exa /6 9:0-0:0 (0 extra utes) losed book w/ one standard note sheet
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationAn Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes
n Improved Loical Effort Model and Framework pplied to Optimal Sizin of Circuits Operatin in Multiple Supply Voltae Reimes Xue Lin, Yanzhi Wan, Shahin Nazarian, Massoud Pedram Department of Electrical
More informationRotary Inverted Pendulum stabilization with time delays using BAT optimization
ITSI Transactions on Electrical and Electronics Enineerin (ITSI-TEEE) Rotary Inverted Pendulu stabilization with tie s usin BAT optiization Srikanth avirayani, Gundavarapu V Naesh uar Assistant Professor,
More informationChapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L
EE05 - Spr 2007 Microelectronic Devices and ircuits ecture 9 Frequency Response hapter Frequency Response. General onsiderations.2 Hih-Frequency Models of Transistors.3 Frequency Response of S Staes.4
More informationEE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate
33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22
More informationEE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng
EE59 Spring Parallel LSI AD Algoriths Lecture I interconnect odeling ethods Zhuo Feng. Z. Feng MTU EE59 So far we ve considered only tie doain analyses We ll soon see that it is soeties preferable to odel
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationEE 330 Lecture 30. Basic amplifier architectures
33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal
More informationSUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES
SUPEIO-ODE CUATUE-COECTED POGAMMABLE OLTAGE EFEENCES Cosin Popa e-ail: cosin@golanapubro Faculty of Electronics and Telecounications, University Politehnica of Bucharest, B dul Iuliu Maniu 1-3, Bucuresti,
More informationECEN326: Electronic Circuits Fall 2017
ECEN36: Electronic Circuits Fall 07 Lecture 7: Feedback Sa Palero Analo & Mixed-Sal Center Texas A&M University Announceents Hoework 7 due /9 Exa 3 / 8:00-0:00 Closed book w/ one standard note sheet 8.5
More informationECE 4430 Analog Integrated Circuits and Systems
ECE 4430 Analog Integrated Circuits and Systes Prof. B. A. Minch s lecture notes in Cornell University on Septeber 21, 2001 1 MOS Transistor Models In this section, we shall develop large-signal odels
More informationCHAPTER 3 QUADRUPLEX WINDING REDUNDANCY BRUSHLESS DC MOTOR
26 CHAPTER 3 QUADRUPLEX WINDING REDUNDANCY BRUSHLESS DC MOTOR 3.1 INTRODUCTION This chapter presents the desin of new quadruplex windin redundancy peranent anet brushless dc otor. The desin is carried
More informationPolytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design
Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Polytech Montellier MEA4 M EEA Systèmes Microélectroniques Analo C Desin From transistor in to current sources Pascal Nouet 05/06 - nouet@lirmm.fr
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationHY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων
HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων «Low Noie Aplifier» Φώτης Πλέσσας fplea@e-ce.uth.r F eceiver Antenna BPF LNA BPF Mixer BPF3 IF Ap Deodulator F front end LO LNA De Conideration
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationI D based Two-Stage Amplifier Design
m D based Two-Stae Amplifier Desin honli ai 9/0/04 Motivation d/(w/l) VS VG is sensitive to Vbs Motivation m/d vs VG is also sensitive to Vbs Motivation But m/d vs D/(W/L) has fixed shape With a ertain
More informationGeneral Properties of Radiation Detectors Supplements
Phys. 649: Nuclear Techniques Physics Departent Yarouk University Chapter 4: General Properties of Radiation Detectors Suppleents Dr. Nidal M. Ershaidat Overview Phys. 649: Nuclear Techniques Physics Departent
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVEITY OF CAIFONIA Collee of Enineerin Departent of Electrical Enineerin and Coputer cience E. Alon Hoework # olution EEC 40 P. Nuzzo Ue the EEC40 90n CMO proce in all hoework and project unle noted
More informationImpact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
PACS 85.0.Tv Impact of sidewall spacer on ate leakae behavior of nano-scale MOSFETs Ashwani K. Rana 1, Narottam Chand, Vinod Kapoor 1 1 Department of Electronics and Communication, National Institute of
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationMixed-Signal IC Design Notes set 1: Quick Summary of Device Models
ECE194J /594J notes, M. Rodwell, copyrihted 2011 Mixed-Sinal IC Desin Notes set 1: Quick Summary of Device Models Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244,
More informationNumerical Analysis of SHB Effects in Laterally- Coupled Distributed Feedback (LC-DFB) Lasers
ETASR - Enineerin, Technoloy & Applied Science Research Vol., No. 5 01, 73-77 73 Nuerical Analysis of SHB Effects in Laterally- Coupled Distributed Feedback (LC-DFB) Lasers Mahood Seifouri Shahid Rajaee
More informationModeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc.
Modelin of Hih Voltae AlGaN/GaN HEMT Copyriht 2008 Crossliht Software Inc. www.crossliht.com 1 Introduction 2 AlGaN/GaN HEMTs - potential to be operated at hih power and hih breakdown voltae not possible
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationCOMPUTATION OF CURRENT PULSED SOURCES WITH INDUCTIVE ENERGY STORAGES
Power enineerin REFERENCES. Apasov A.M. Valuev D.V. Danilov V.I. On possible reasons of defects of lare-capacity billets of low-carbon ananese steel at «Yurash» // Bulletin of the Tosk Polytechnic University.
More informationStudying Large Scale System Using Decentralized Control
Studyin Lare Scale Syste Usin Decentralized Control MRHOJJAI, SAKRAMINEJAD, MRAZMDIDEH Mechanic Electronic Institute, Junior Collee of asa, IRAN hojatir@ailco, sakrain@ailco, ahdiehlady@yahooco Abstract:
More informationThe Wilson Model of Cortical Neurons Richard B. Wells
The Wilson Model of Cortical Neurons Richard B. Wells I. Refineents on the odgkin-uxley Model The years since odgkin s and uxley s pioneering work have produced a nuber of derivative odgkin-uxley-like
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today
More informationExperimental and theoretical study of the gas-water two phase flow through a conductance multiphase Venturi meter in vertical annular (wet gas) flow
Experiental and theoretical study of the as-ater to phase flo throuh a conductance ultiphase Venturi eter in vertical annular (et as) flo Abbas a H. A. M. Hasan and G. P. Lucas a University of Huddersfield,
More informationLecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)
Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationEE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design
EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationFigure 1: Equivalent electric (RC) circuit of a neurons membrane
Exercise: Leaky integrate and fire odel of neural spike generation This exercise investigates a siplified odel of how neurons spike in response to current inputs, one of the ost fundaental properties of
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationLecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley
Lecture 0 OUTLIN BJT Aplifiers (3) itter follower (Coon-collector aplifier) Analysis of eitter follower core Ipact of source resistance Ipact of arly effect itter follower with biasin eadin: Chapter 5.3.3-5.4
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationChem/Biochem 471 Exam 3 12/18/08 Page 1 of 7 Name:
Che/Bioche 47 Exa /8/08 Pae of 7 Please leave the exa paes stapled toether. The forulas are on a separate sheet. This exa has 5 questions. You ust answer at least 4 of the questions. You ay answer ore
More informationA Novel Complete High Precision Standard Linear Element-Based Equivalent Circuit Model of CMOS Gyrator-C Active Transformer
WSEAS TANSATIONS on IUITS and SYSTES A Novel omplete Hih Precision Standard Linear Element-Based Equivalent ircuit odel of OS Gyrator- Active Transformer AWID BANHUIN Department of omputer Enineerin Siam
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationGravitational Condensation of Atmospheric Water Vapor
Gravitational Condensation of Atospheric Water Vapor Fran De Aquino To cite this version: Fran De Aquino. Gravitational Condensation of Atospheric Water Vapor. 015. HAL Id: hal-01119567
More informationLecture 15: Differential Pairs (Part 2)
Lecure 5: ifferenial Pairs (Par ) Gu-Yeon Wei ivision of Enineerin and Applied Sciences Harvard Universiy uyeon@eecs.harvard.edu Wei Overview eadin S&S: Chaper 6.6 Suppleenal eadin S&S: Chaper 6.9 azavi,
More informationCOS 424: Interacting with Data. Written Exercises
COS 424: Interacting with Data Hoework #4 Spring 2007 Regression Due: Wednesday, April 18 Written Exercises See the course website for iportant inforation about collaboration and late policies, as well
More informationDesign of CMOS Analog Integrated Circuits. Basic Building Block
Desin of CMOS Analo Inteated Cicuits Fanco Malobeti Basic Buildin Block F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block INERTER WITH ACTIE LOAD The simplest fom of ain stae, the
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationA we connect it in series with a capacitor of capacitance C 160 F. C The circuit thus carries an alternating sinusoidal current i.
I-(7 points) Deterination of a characteristic of a coil In order to deterine the resistance r of a coil of inductance 0 03 H, A we connect it in series with a capacitor of capacitance C 160F across the
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationDesign of 25 KA Current Injection Transformer Core with Finite Element Method
1 Design of 5 KA Current Injection Transforer Core ith Finite Eleent Method HOSSEIN HEYDARI, MOHSEN ARIANNEJAD, FARAMARZ FAGHIHI Iran University of Science and Technology, Tehran, Iran Abstract.Since Current
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationA note on the multiplication of sparse matrices
Cent. Eur. J. Cop. Sci. 41) 2014 1-11 DOI: 10.2478/s13537-014-0201-x Central European Journal of Coputer Science A note on the ultiplication of sparse atrices Research Article Keivan Borna 12, Sohrab Aboozarkhani
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationStatistical Logic Cell Delay Analysis Using a Current-based Model
Statistical Logic Cell Delay Analysis Using a Current-based Model Hanif Fatei Shahin Nazarian Massoud Pedra Dept. of EE-Systes, University of Southern California, Los Angeles, CA 90089 {fatei, shahin,
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationNUMERICAL SIMULATION OF A CANOPY SCALE TEMPERATURE VARIATION IN TOKYO
NUMERICAL SIMULATION OF A CANOPY SCALE TEMPERATURE VARIATION IN TOKYO Hiroaki Kondo,* Yutaka Genchi,* Akihiro Kanazaa,**Yukihiro Kikeaa, and Hiroshi Koiyaa * National Institute of Advanced Industrial Science,
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationSelf-consistent 2D Compact Model for Nanoscale Double Gate MOSFETs
Self-consistent D Copact Model for Nanoscale Double Gate MOSFETs S. Kolberg 1, T.A. Fjeldly, and B. Iñiguez 3 1, UniK University Graduate Center and Norwegian University of Science and Technology, N-07
More informationCircuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationIDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate
dr. Istvan Koller RTD USA BME Laboratory. Background In 998, Real Tie Devices USA, Inc. introduced a novel packaging concept for ebedded PC/04 odules to build Intelligent Data Acquisition Nodes. This syste,
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
More informationIntroduction to MOSFET operation
Introduction to MOSFT operation Andrea Pacelli Department of lectrical and omputer nineerin SUNY at Stony Brook pacelli@ece.sunysb.edu Second edition, Auust 2001 opyriht c 2001 Andrea Pacelli All Rihts
More informationLecture #26. Small Signal Model
ecture #6 ANNOUNCEMEN he lowest H grade will be dropped for each student OUNE Sall-signal MOSFE odel MOSFE scaling elocity uration Short-channel MOSFEs EE30 ecture 6, Slide Sall Signal Model Conductance
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationApplications of Maximum Entropy Principle in Formulating Solution of Constrained Non-Linear Programming Problem
Journal of Statistical and Econoetric Methods, vol.4, no., 05, 45-60 ISSN: 4-084 (print), 4-076 (online) Scienpress Ltd, 05 Applications of Maiu Entropy Principle in Forulatin Solution of Constrained Non-Linear
More informationOptical Properties of Plasmas of High-Z Elements
Forschungszentru Karlsruhe Techni und Uwelt Wissenschaftlishe Berichte FZK Optical Properties of Plasas of High-Z Eleents V.Tolach 1, G.Miloshevsy 1, H.Würz Project Kernfusion 1 Heat and Mass Transfer
More informationReading from Young & Freedman: For this topic, read the introduction to chapter 25 and sections 25.1 to 25.3 & 25.6.
PHY10 Electricity Topic 6 (Lectures 9 & 10) Electric Current and Resistance n this topic, we will cover: 1) Current in a conductor ) Resistivity 3) Resistance 4) Oh s Law 5) The Drude Model of conduction
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationA Note on the Applied Use of MDL Approximations
A Note on the Applied Use of MDL Approxiations Daniel J. Navarro Departent of Psychology Ohio State University Abstract An applied proble is discussed in which two nested psychological odels of retention
More information