Are Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava University of California, Santa Barbara
|
|
- Raymond Poole
- 6 years ago
- Views:
Transcription
1 Are Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava University of California, Santa Barbara
2 Forms of Carbon Carbon atom can form several distinct types of valence bonds.
3 A bit of history. Edison's original carbon-filament lamp US Patent Discovery of Fullerenes (Smalley) 1985 Carbon nanotube transistor based logic-performing ICs (IBM) F/A-18 Hornet The first aircraft with carbon fiber wings 1991 Nanotubes discovered at NEC, by Japanese researcher Dr. Sumio Iijima 2002 Carbon nanotubes in interconnet applications (Kreupl, Infineon) Vias
4 Outline What is wrong with Copper? What are Carbon Nanotubes? What are the requirements for introducing a new interconnect material? Do s satisfy these requirements? Summary
5 What is wrong with Cu? Future Interconnect Requirements: 2005 ITRS Red Areas: no known solutions! from 2014 onwards: J max > 1.06 x 10 7 A/cm2
6 What is wrong with Cu? Size effect on Cu resistivity MFP of Cu ~ 40 nm at room temperature Resistivity [μω-cm] Intermediate Tier Wires Barrier Layer Effect At 300 K Surface Scattering Grain Boundary Scattering Background Scattering (ρ o ) Total Technology Node [nm] 22 Im et al., IEEE TED, Dec Based on analytical models in Steinhogl et al., J. Appl.. Phys.,, Impact is worse for local wires and vias Increases wire delay: even in local wires
7 What is wrong with Cu? Thermal Conductivity [W/(m-K)] 1.6 DEM Model (Xerogel) PWSM Model (Xerogel) FSG HSQ CDO Polymer MSQ Xerogel Dielectric Constant FEM Simulations 770 K 45 nm 378 K Im et al., IEEE TED, Dec Interconnect resistivity Current density ILD thermal conductivity Cu interconnect temperature rises significantly due to self-heating.
8 What is wrong with Cu? Electromigration Lifetime: strongly reduces with temperature Limits maximum current carrying capacity Max allowed ITRS requirement Duty Ratio = Maximum allowed J based on selfconsistent (EM+Self-heating) solutions Significant deficit in current carrying capacity for local vias nm 65nm 45nm 30nm 22nm Technology Node Increasing via size and/or number will be expensive. Im et al., IEDM 2002; Srivastava et al., VMIC 2004
9 What are Carbon Nanotubes? Graphene Single-Walled Nanotube (SW) Eg ~1/d: Thick (>5nm) MWs have a vanishing band gap at 300K, hence metallic.. Multi-Walled Nanotube (MW) Courtesy: F. Kreupl, Infineon
10 What are Carbon Nanotubes? SWs Armchair Nanotube (metallic) Zigzag Nanotube (semi-conducting) Various roll-ups possible depending on chirality Chiral nanotube
11 Attractive properties of Carbon Nanotubes Length: microns to millimeters Diameter: nm Tensile strength: 45 TPa! (high strength steel ~ 2TPa) Temperature Stability: up to C in vacuum and up to C in air Cu Max current density (A/cm 2 ) >1x10 9 Max current density (A/cm <1x10 7 <1x10 Wei,, et al., APL,, 2001 Thermal conductivity (W/mK mk) 5800 Hone, et al., Phys. Rev. B, B Mean free path room temp >1000 McEuen,, et al., Trans. Nano.,
12 What are the requirements for a new interconnect material? Resistance to electromigration High current carrying capacity High mechanical strength New Interconnect Material Reliability Performance High conductance (low resistivity) Process Integration CMOS process compatible Low thermal budget Low diffusivity in dielectrics and Si
13 Do s satisfy these requirements? need to evaluate: Performance Reliability Process Integration
14 Interconnect Performance Model R, C and L: Important to understand mesoscopic physics
15 Resistance: R Q, R C and R S R Q 6.45 KΩ: K Intrinsic nanotube quantum contact resistance - even for very short lengths with no scattering and perfect contacts (lowest( possible R R hence need bundles!) R C : Imperfect metal-nanotube parasitic contact resistance (can( be high up to 100 KΩ) K R S : length dependent scattering resistance (for Length >> mfp =λ) = h 4e h 2 4e S. Datta, Nanotechnology, 2004 = 2 L λ
16 Bundle Resistance x d x accounts for density of metallic s calculate n in terms of w, h, d and x h N. Srivastava et al., IEDM 2005 R R bundle bundle = = R n R n w isolated isolated = R + R Q n C R Q + RC + R = n Note: higher n S... if... if L >> L < λ Assuming parallel independent currents-- H. Stahl, et al., Phys. Rev. Lett., 2000 λ lower R bundle Hence dense bundle is desirable, i.e., smallest possible d and x
17 Inductance: L K and L M E f ev E I Additional Kinetic energy stored in the system when a current (I) flows: 1 h ΔE = 2 2 2e v F I 2 Initially For a equal current number (I) to of flow left-moving to the left, (k<0) there and must right-moving be an excess (k>0) of Magnetic electrons k>0 electrons inductance Magnetic energy stored in a current carrying wire over a substrate d y k L K L M 16nH = μ ln 2π / μm Kinetic inductance: for L << mfp (Bockrath, PhD Thesis, Berkeley, 1999) y d
18 Bundle Inductance L M L M L K LK = LK / 4 L M L K L bundle = L M + L n K L M L M L K L K Large n makes L bundle small delay dominated by RC
19 Capacitance: C Q and C E Electrostatic capacitance C E Quantum capacitance C = 4C Q C Q C Q C Q C Q Q bundle Quantum capacitance = n C Q bundle 4C Q Electrostatic capacitance 4C Q bundle C E n C Q 2e = hv Energy needed to add an electron at an available quantum state above Fermi level (v F = Fermi velocity) (Datta, Quantum Transport, 2005) 2 F Isolated (4 channels) C E d = y 2πε y ln d C 4C Q 4C Q Bundle of n s C 1 bundle bundle Q = C = C 1 Q bundle Q n + C 1 bundle E N. Srivastava et al., IEDM 2005
20 Bundle Electrostatic Capacitance C bundle E n 2 2 3(n 2) 5 W H = 2CEn + CEf + CEn Empirically obtained from FastCap simulations n w and n H are number of tubes along Verified for 45, 32, 22 nm the width and height respectively nodes C En : electrostatic capacitance of isolated with separation to ground equal to wire width C Ef : electrostatic capacitance of isolated with separation to ground equal to twice wire width
21 Interconnect Equivalent Circuit R C 2n + R Q Lbundle Lbundle bundle C Q R C 2n bundle C Q + R Q if L < λ bundle C E bundle C E R C 2n + R Q R n S Lbundle R n bundle C Q S Lbundle R C 2n bundle C Q + R Q if L >> λ bundle C E bundle C E
22 Interconnect R/C (vs Cu) Dense bundle; Length = 1 um Impact of metal-nanotube contact resistance R C will decrease for long length interconnects Curvature of nanotubes at edge of bundle vs straight edges of Cu interconnect leads to larger capacitance N. Srivastava et al., IEDM 2005
23 Local Interconnect Delay Ratio τ p () : τ p (Cu) Dense bundle, perfect contacts Sparse bundle, perfect contacts Sparse bundle has lower capacitance, assuming uniform distribution of metallic s N. Srivastava et al., IEDM 2005
24 Optimally Buffered Global Interconnect Delay Optimal s and l 1.6 Ratio τ p () : τ p (Cu) Large λ desirable High metallic density desirable Optimal metallic density exists need accurate modeling N. Srivastava et al., IEDM 2005
25 Optimally Buffered Global Interconnect Power Dissipation Optimal s and l Ratio (P/l) τopt () : (P/l) τopt (Cu) Near maximum metallic density desirable N. Srivastava et al., IEDM 2005
26 Interconnect Reliability and Back-End Thermal Management
27 Reliability and current carrying capacity of MWs Current density up to A/cm 2 without heatsink (not embedded in SiO 2 ) Equivalent Au-, Cu-, Alwires deteriorate at 10 7 A/cm 2 Wei et al. APL 79, 1172 (2001) SWs show similar current carrying capacity [Radosavljevic et al., PRB, 2001]
28 Back-end Thermal Management with vias Kth high 45 Technology node (nm) Maximum interconnect temperature rise is significantly smaller when bundles are used as inter-layer vias J. Hone et al., Phys. Rev. B, 1999; App. Phys. Lett., 2000 Srivastava et al., IEDM 2005
29 Impact of Vias on Cu Interconnect Reliability and Performance 2 orders of magnitude improvement in the lifetime of Cu! Srivastava et al. IEDM 2005 Hybridization of vias with Cu lines can help extend the lifetime of Cu Delay also improves by 30%...
30 Interconnect Process Integration
31 interconnect (via) fabrication Catalytic Growth nature does it for you.all you need is 3 ingredients 1. Catalyst nanocluster: Fe, Ni or Co 2. Carbon containing compound (gas): CH4, C2H2, CH3CH2OH. 3. Energy (Temperature): C Substrate catalyst interaction is also very important. Courtesy: F. Kreupl, Infineon
32 Fabrication Techniques & Challenges-I Long throat catalytic deposition (via PVD) in high aspect ratio trenches Duesberg et al., Nanoletters, 2003 nanotube Via definition by resist Via etch Long throat catalyst deposition lift-off Nanotube growth Challenges: i) sidewall deposition causes sidewall growth---via filled but no electrical contact to the bottom! ii) catalyst thickness and nucleation depends strongly on surface condition after etch, results are irreproducible.
33 Fabrication Techniques & Challenges-III Buried catalyst layer [Graham et. al., Diamond and Related Materials, 2004, Liebau et al., AIP P., Kirchberg, 2004] Etching of via stops on top of nm thick catalyst layer Via definition by resist Via etch stop on catalyst Resist strip Nanotube growth Challenges: i) etch stop on thin catalyst layer is critical ii) Wafer/chip scale homogeneity not yet demonstrated
34 Fabrication Techniques & Challenges-III Buried catalyst layer: embedding and top contact Length of nanotube can be adjusted via growth time In dual damascene approach, the top metal can be deposited immediately and proceed as usual. Nanotube growth in Dual Damascene structure Metal deposition CMP Courtesy: F. Kreupl, Infineon
35 Fabrication Techniques & Challenges-II Overcomes the need for etching high aspect ratio vias needed in future technologies Can reliably grow MW bundles [Li et. al., (NASA) APL, 2003] Challenges: i) quality of s is low and so is electrical conductivity ii) tilt for small diameter tubes is also considerable---subsequent litho step is difficult
36 Integration Issues Process advantages vis-à-vis copper Diffusivity into Si/dielectric is not a problem no need for barrier Bottom-up growth processes can eliminate the need for etching high aspect ratio vias Key Issues: Difficult to grow dense metallic SW bundles Most interconnect processes so far employ MWs which have been easier to grow-- --recently it has become possible to grow bundles of SWs also by adding water or oxygen to increase of the growth catalyst High temperatures involved in growth Metal- contact resistance Control over growth mode (substrate-catalyst interaction)
37 Summary: Vs Cu Local Intermediate Global Via/Contact Performance Comparable to Cu Exceeds Cu Exceeds Cu Comparable to Cu Power Comparable to Cu --- Reliability Far superior to Cu Far superior to Cu Far superior to Cu Far superior to Cu Process Tech Requirement Sparse bundle; Low contact res. Dense metallic SW bundle Dense metallic SW bundle Dense metallic SW bundle; Low contact res. interconnects look promising. Process development and modeling must happen concurrently..a lot of work still remains!!
38 Acknowledgements Navin Srivastava (PhD Candidate) Dr. Sungjun Im (Post-doctoral Researcher) Dr. Franz Kreupl (Infineon) Funding agencies: NIST and SRC
39 Quantum Resistance S. Datta, Nanotechnology, 2004 I e γ γ = h γ [ f ] γ f 2 I Energy level broadens due to coupling with contacts 4e = h 2 Ideal (max.) conductance: γ 1γ 2 γ + γ 1 γ 1 2 V γ + γ 1 = γ 2 2 e 2 V h I : G = = V 2 e h Carbon nanotube has 4 conducting channels: R Q = h 2 4e R ; For L > λ : S ( p. u. l) = h 4e 2 1 λ
Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger
Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger Infineon Technologies Corporate Research Munich, Germany Outline
More informationAre Carbon Nanotubes the Future of VLSI Interconnections?
Are Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 e-mail: {kaustav,
More informationCOMPARATIVE ANALYSIS OF CARBON NANOTUBES AS VLSI INTERCONNECTS
International Journal of Science, Engineering and Technology Research (IJSETR), Volume 4, Issue 8, August 15 COMPARATIVE ANALYSIS OF CARBON NANOTUBES AS VLSI INTERCONNECTS Priya Srivastav, Asst. Prof.
More informationCarbon Nanotubes in Interconnect Applications
Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties
More informationNanocarbon Interconnects - From 1D to 3D
Nanocarbon Interconnects - From 1D to 3D Cary Y. Yang Santa Clara University Outline Introduction CNT as 1D interconnect structure CNT-graphene as all-carbon 3D interconnect Summary Device Scaling driven
More informationWhat are Carbon Nanotubes? What are they good for? Why are we interested in them?
Growth and Properties of Multiwalled Carbon Nanotubes What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? - our vision Where do we stand - our
More informationSWCNT Based Interconnect Modeling Using Verilog-AMS
SW Based Interconnect odeling Using Verilog-AS Hafizur Rahaman, Debaprasad Das*, and Avishek Sinha Roy** School of VSI Technology, Bengal Engineering and Science University, Shibpur, India. Email: rahaman_h@it.becs.ac.in,
More informationPerformance Analysis of Multilayer Graphene Nano Ribbon as on chip Interconnect.
Performance Analysis of Multilayer Graphene Nano Ribbon as on chip Interconnect. G.Chitra 1, P.Murugeswari 2 1 (Post Graduate Student, VLSI Design, Theni Kammavar Sangam College of Technology, Theni, India)
More informationTEMPERATURE DEPENDENT ANALYSIS OF MIXED CARBON NANOTUBE BUNDLE AS VLSI INTERCONNECTS MASTER OF TECHNOLOGY IN VLSI DESIGN
TEMPERATURE DEPENDENT ANALYSIS OF MIXED CARBON NANOTUBE BUNDLE AS VLSI INTERCONNECTS Thesis submitted in the partial fulfillment of the requirement for the award of degree of MASTER OF TECHNOLOGY IN VLSI
More informationRecap (so far) Low-Dimensional & Boundary Effects
Recap (so far) Ohm s & Fourier s Laws Mobility & Thermal Conductivity Heat Capacity Wiedemann-Franz Relationship Size Effects and Breakdown of Classical Laws 1 Low-Dimensional & Boundary Effects Energy
More informationEmerging Interconnect Technologies for CMOS and beyond-cmos Circuits
Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits Sou-Chi Chang, Rouhollah M. Iraei Vachan Kumar, Ahmet Ceyhan and Azad Naeemi School of Electrical & Computer Engineering Georgia Institute
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationModeling and Performance analysis of Metallic CNT Interconnects for VLSI Applications
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834, p- ISSN: 2278-8735. Volume 4, Issue 6 (Jan. - Feb. 2013), PP 32-36 Modeling and Performance analysis of Metallic
More informationEvaluation and Comparison of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect
Evaluation and Comparison of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect Gurleen Dhillon 1, Karamjit Singh 2 Student, Electronics and Communication Engineering Department, Thapar University,
More informationPerformance analysis of Carbon Nano Tubes
IOSR Journal of Engineering (IOSRJEN) ISSN: 2250-3021 Volume 2, Issue 8 (August 2012), PP 54-58 Performance analysis of Carbon Nano Tubes P.S. Raja, R.josep Daniel, Bino. N Dept. of E & I Engineering,
More informationCMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!
Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and
More informationCarbon nanotubes in a nutshell. Graphite band structure. What is a carbon nanotube? Start by considering graphite.
Carbon nanotubes in a nutshell What is a carbon nanotube? Start by considering graphite. sp 2 bonded carbon. Each atom connected to 3 neighbors w/ 120 degree bond angles. Hybridized π bonding across whole
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationWafer-scale fabrication of graphene
Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University
More informationResearch Challenges and Opportunities. in 3D Integrated Circuits. Jan 30, 2009
Jan 3, 29 Research Challenges and Opportunities in 3D Integrated Circuits Ankur Jain ankur.jain@freescale.com, ankurjain@stanfordalumni.org Freescale Semiconductor, Inc. 28. 1 What is Three-dimensional
More informationCarbon Nanotube Interconnect: Challenges and Solutions for On-Chip Communication in Future Nanoscale ICs
Carbon Nanotube Interconnect: Challenges and Solutions for On-Chip Communication in Future Nanoscale ICs Arthur Nieuwoudt ELEC 527 Presentation Rice University 3/13/2007 Copyright 2007 by Arthur Nieuwoudt.
More informationECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 8: Interconnect Manufacturing and Modeling Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review
More informationCarbon nanotubes in a nutshell
Carbon nanotubes in a nutshell What is a carbon nanotube? Start by considering graphite. sp 2 bonded carbon. Each atom connected to 3 neighbors w/ 120 degree bond angles. Hybridized π bonding across whole
More informationLecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
More informationGraphene devices and integration: A primer on challenges
Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationElementary Process of Electromigration at Metallic Nanojunctions in the Ballistic Regime
Elementary Process of Electromigration at Metallic Nanojunctions in the Ballistic Regime Kaz Hirakawa Institute of Industrial Science, University of Tokyo CREST, JST collaborators: Akinori Umeno, Kenji
More informationHALF ADDER DESIGN AND SIMULATION USING GRAPHENE NANORIBBONS AND FINFETS
HALF ADDER DESIGN AND SIMULATION USING GRAPHENE NANORIBBONS AND FINFETS ABSTRACT Nishtha Khare 1, Vangmayee Sharda 2 and Anushree 1 1 Hindustan college of science & technology, Farah, Mathura (U.P), India
More informationCarbon Nanomaterials: Nanotubes and Nanobuds and Graphene towards new products 2030
Carbon Nanomaterials: Nanotubes and Nanobuds and Graphene towards new products 2030 Prof. Dr. Esko I. Kauppinen Helsinki University of Technology (TKK) Espoo, Finland Forecast Seminar February 13, 2009
More informationLow Dimensional System & Nanostructures Angel Rubio & Nerea Zabala. Carbon Nanotubes A New Era
Low Dimensional System & Nanostructures Angel Rubio & Nerea Zabala Carbon Nanotubes A New Era By Afaf El-Sayed 2009 Outline World of Carbon - Graphite - Diamond - Fullerene Carbon Nanotubes CNTs - Discovery
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More information3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?
EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by
More informationCarbon Nanotubes (CNTs)
Carbon Nanotubes (s) Seminar: Quantendynamik in mesoskopischen Systemen Florian Figge Fakultät für Physik Albert-Ludwigs-Universität Freiburg July 7th, 2010 F. Figge (University of Freiburg) Carbon Nanotubes
More informationCarbon Inside: Next-Generation Interconnects for Green Electronics. Kaustav Banerjee
17 th IEEE Workshop on Signal and Power Integrity, Paris, France, May 12-15, 2013 UC Santa Barbara Carbon Inside: Next-Generation Interconnects for Green Electronics Kaustav Banerjee Department of Electrical
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationGraphene Novel Material for Nanoelectronics
Graphene Novel Material for Nanoelectronics Shintaro Sato Naoki Harada Daiyu Kondo Mari Ohfuchi (Manuscript received May 12, 2009) Graphene is a flat monolayer of carbon atoms with a two-dimensional honeycomb
More information7. Carbon Nanotubes. 1. Overview: Global status market price 2. Types. 3. Properties. 4. Synthesis. MWNT / SWNT zig-zag / armchair / chiral
7. Carbon Nanotubes 1. Overview: Global status market price 2. Types MWNT / SWNT zig-zag / armchair / chiral 3. Properties electrical others 4. Synthesis arc discharge / laser ablation / CVD 5. Applications
More informationElectric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer
Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,
More informationIntroduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1
Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Section 5.2.1 Nature of the Carbon Bond
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationScaling and Evaluation of Carbon Nanotube Interconnects for VLSI Applications
Scaling and Evaluation of Carbon Nanotube Interconnects for VLSI Applications Fred Chen, Ajay Joshi, Vladimir Stojanović, Anantha Chandrakasan Dept. of EECS, Massachusetts Institute of Technology {fredchen,
More informationDocumentToPDF trial version, to remove this mark, please register this software.
PAPER PRESENTATION ON Carbon Nanotube - Based Nonvolatile Random Access Memory AUTHORS M SIVARAM PRASAD Sivaram.443@gmail.com B N V PAVAN KUMAR pavankumar.bnv@gmail.com 1 Carbon Nanotube- Based Nonvolatile
More informationGHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES
GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES SHENG F. YEN 1, HAROON LAIS 1, ZHEN YU 1, SHENGDONG LI 1, WILLIAM C. TANG 1,2, AND PETER J. BURKE 1,2 1 Electrical Engineering
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationSEU RADIATION EFFECTS ON GAA-CNTFET BASED DIGITAL LOGIC CIRCUIT
International Journal of Mechanical Engineering and Technology (IJMET) Volume 9, Issue 7, July 2018, pp. 345 353, Article ID: IJMET_09_07_039 Available online at http://www.iaeme.com/ijmet/issues.asp?jtype=ijmet&vtype=9&itype=7
More informationThermal Dissipation in Bonded Structures
Thermal Dissipation in Bonded Structures Rajiv V. Joshi,T. Smy 1, K. Banerjee 2, A. Topol IBM T. J. Watson Research Center Yorktown Heights, NY 1 University of Carleton, Ottawa, Canada 2 University of
More informationNiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa
Experiment Atmosphere Temperature #1 # 2 # 3 # 4 # 5 # 6 # 7 # 8 # 9 # 10 Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1,
More informationThree-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects
Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical eptember 2011 Interconnects Leonid Tsybeskov Department of Electrical and Computer Engineering New Jersey Institute
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationAnnouncements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution
- Fall 2002 Lecture 25 Interconnect Effects I/O, Power Distribution Announcements Homework 9 due next Tuesday Hardware lab this week Project phase 2 due in two weeks 1 Today s Lecture Impact of interconnects»
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationThermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model
Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model Yang Shang 1, Chun Zhang 1, Hao Yu 1, Chuan Seng Tan 1, Xin Zhao 2, Sung Kyu Lim 2 1 School of Electrical
More informationsingle-electron electron tunneling (SET)
single-electron electron tunneling (SET) classical dots (SET islands): level spacing is NOT important; only the charging energy (=classical effect, many electrons on the island) quantum dots: : level spacing
More informationScaling of Interconnections
EE 311 Notes/Prof Saraswat of ions of Minimum Feature size and Chip Area 10 10 4 1 pr oduction 10 3 logic 0.1 de velopment 10 2 memor y 0.01 10 1 1970 1980 1990 2000 2010 1970 1980 1990 2000 2010 Year
More informationThermal Transport in Graphene and other Two-Dimensional Systems. Li Shi. Department of Mechanical Engineering & Texas Materials Institute
Thermal Transport in Graphene and other Two-Dimensional Systems Li Shi Department of Mechanical Engineering & Texas Materials Institute Outline Thermal Transport Theories and Simulations of Graphene Raman
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationACCURATE estimates of multilevel interconnect temperatures
2710 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 12, DECEMBER 2005 Scaling Analysis of Multilevel Interconnect Temperatures for High-Performance ICs Sungjun Im, Student Member, IEEE, Navin Srivastava,
More informationCalculating Electronic Structure of Different Carbon Nanotubes and its Affect on Band Gap
Calculating Electronic Structure of Different Carbon Nanotubes and its Affect on Band Gap 1 Rashid Nizam, 2 S. Mahdi A. Rizvi, 3 Ameer Azam 1 Centre of Excellence in Material Science, Applied Physics AMU,
More informationComparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana
More informationQuantized Electrical Conductance of Carbon nanotubes(cnts)
Quantized Electrical Conductance of Carbon nanotubes(cnts) By Boxiao Chen PH 464: Applied Optics Instructor: Andres L arosa Abstract One of the main factors that impacts the efficiency of solar cells is
More informationTransparent Electrode Applications
Transparent Electrode Applications LCD Solar Cells Touch Screen Indium Tin Oxide (ITO) Zinc Oxide (ZnO) - High conductivity - High transparency - Resistant to environmental effects - Rare material (Indium)
More informationExceptional ballistic transport in epigraphene. Walt de Heer Georgia Institute of Technology
Exceptional ballistic transport in epigraphene Walt de Heer Georgia Institute of Technology Program Objective First formulated in 2001 and patented in 2003, our objective is to develop nanoelectronics
More informationMetallic/semiconducting ratio of carbon nanotubes in a bundle prepared using CVD technique
PRAMANA c Indian Academy of Sciences Vol. 67, No. 2 journal of August 2006 physics pp. 395 400 Metallic/semiconducting ratio of carbon nanotubes in a bundle prepared using CVD technique KHURSHED AHMAD
More informationNanotechnology in Consumer Products
Nanotechnology in Consumer Products June 17, 2015 October 31, 2014 The webinar will begin at 1pm Eastern Time Perform an audio check by going to Tools > Audio > Audio Setup Wizard Chat Box Chat Box Send
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationAn RF Circuit Model for Carbon Nanotubes
IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 2, NO. 1, MARCH 2003 55 An RF Circuit Model for Carbon Nanotubes Abstract We develop an RF circuit model for single walled carbon nanotubes for both dc and capacitively
More informationGRAPHENE the first 2D crystal lattice
GRAPHENE the first 2D crystal lattice dimensionality of carbon diamond, graphite GRAPHENE realized in 2004 (Novoselov, Science 306, 2004) carbon nanotubes fullerenes, buckyballs what s so special about
More informationIntroduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1
Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Carbon contains 6 electrons: (1s) 2,
More informationInterconnect s Role in Deep Submicron. Second class to first class
Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay
More informationCHAPTER 6 CHIRALITY AND SIZE EFFECT IN SINGLE WALLED CARBON NANOTUBES
10 CHAPTER 6 CHIRALITY AND SIZE EFFECT IN SINGLE WALLED CARBON NANOTUBES 6.1 PREAMBLE Lot of research work is in progress to investigate the properties of CNTs for possible technological applications.
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More informationCarbon based Nanoscale Electronics
Carbon based Nanoscale Electronics 09 02 200802 2008 ME class Outline driving force for the carbon nanomaterial electronic properties of fullerene exploration of electronic carbon nanotube gold rush of
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationOptimizing Graphene Morphology on SiC(0001)
Optimizing Graphene Morphology on SiC(0001) James B. Hannon Rudolf M. Tromp Graphene sheets Graphene sheets can be formed into 0D,1D, 2D, and 3D structures Chemically inert Intrinsically high carrier mobility
More informationElectronic transport in low dimensional systems
Electronic transport in low dimensional systems For example: 2D system l
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationNanocarbon Technology for Development of Innovative Devices
Nanocarbon Technology for Development of Innovative Devices Shintaro Sato Daiyu Kondo Shinichi Hirose Junichi Yamaguchi Graphene, a one-atom-thick honeycomb lattice made of carbon, and a carbon nanotube,
More information3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,
More informationQuantification of Trap State Densities at High-k/III-V Interfaces
Quantification of Trap State Densities at High-k/III-V Interfaces Roman Engel-Herbert*, Yoontae Hwang, and Susanne Stemmer Materials Department, University of California, Santa Barbara *now at Penn State
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationPHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012
PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012 Superconductivity Theory, The Cooper Pair Application of Superconductivity Semi-Conductor Nano-technology Graphene 1 Announcements Your presentations
More informationWire Sizing with Scattering Effect for Nanoscale Interconnection
Wire Sizing with Scattering Effect for Nanoscale Interconnection Sean X. Shi and David Z. Pan Dept. of Electrical & Computer Engineering University of Texas at Austin http://www.cerc.utexas.edu/utda Outline
More informationGraphene and Carbon Nanotubes
Graphene and Carbon Nanotubes 1 atom thick films of graphite atomic chicken wire Novoselov et al - Science 306, 666 (004) 100μm Geim s group at Manchester Novoselov et al - Nature 438, 197 (005) Kim-Stormer
More informationScanning Tunneling Microscopy
Scanning Tunneling Microscopy Scanning Direction References: Classical Tunneling Quantum Mechanics Tunneling current Tunneling current I t I t (V/d)exp(-Aφ 1/2 d) A = 1.025 (ev) -1/2 Å -1 I t = 10 pa~10na
More informationThermal Management at Nanoscale: Problems and Opportunities
Thermal Management at Nanoscale: Problems and Opportunities Alexander A. Balandin Nano-Device Laboratory Department of Electrical Engineering and Materials Science and Engineering Program University of
More informationThe Prospects for III-Vs
10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials
More informationUltralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches
Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches Presenter: Tulika Mitra Swarup Bhunia, Massood Tabib-Azar, and Daniel Saab Electrical Eng. And
More informationGate Carrier Injection and NC-Non- Volatile Memories
Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,
More informationLecture 25. Dealing with Interconnect and Timing. Digital Integrated Circuits Interconnect
Lecture 25 Dealing with Interconnect and Timing Administrivia Projects will be graded by next week Project phase 3 will be announced next Tu.» Will be homework-like» Report will be combined poster Today
More informationCarbon Nanomaterials
Carbon Nanomaterials STM Image 7 nm AFM Image Fullerenes C 60 was established by mass spectrographic analysis by Kroto and Smalley in 1985 C 60 is called a buckminsterfullerene or buckyball due to resemblance
More informationNon-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 6-1-2007 Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy
More informationAn Extended Hückel Theory based Atomistic Model for Graphene Nanoelectronics
Journal of Computational Electronics X: YYY-ZZZ,? 6 Springer Science Business Media, Inc. Manufactured in The Netherlands An Extended Hückel Theory based Atomistic Model for Graphene Nanoelectronics HASSAN
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More information6545(Print), ISSN (Online) Volume 4, Issue 3, May - June (2013), IAEME & TECHNOLOGY (IJEET)
INTERNATIONAL International Journal of JOURNAL Electrical Engineering OF ELECTRICAL and Technology (IJEET), ENGINEERING ISSN 0976 & TECHNOLOGY (IJEET) ISSN 0976 6545(Print) ISSN 0976 6553(Online) Volume
More informationDesign Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor
Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Hendrik Bluhm Andre Kruth Lotte Geck Carsten Degenhardt 1 0 Ψ 1 Quantum Computing
More informationThermal Resistance (measurements & simulations) In Electronic Devices
Thermal Resistance (measurements & simulations) In Electronic Devices A short online course PART 3 Eric Pop Electrical Engineering, Stanford University 1 Topics 1) Basics of Joule Heating 2) Heating in
More informationCarbon Nanotube Devices for GHz to THz Applications
Invited Paper Carbon Nanotube Devices for GHz to THz Applications Peter J. Burke * Department of Electrical Engineering and Computer Science University of California, Irvine Irvine, CA 92697-2625 ABSTRACT
More informationGraphene for future VLSI
Graphene for future VLSI greg.yeric@arm.com Fellow ARM Research Why did the semiconductor industry get so excited about graphene? 2 The problem with planar MOSFETs Gate Source Drain Substrate One-dimensional
More information