IC MACROMODELS FROM ON-THE-FLY TRANSIENT RESPONSES
|
|
- Esther Ball
- 6 years ago
- Views:
Transcription
1 IBIS DATE, Mar. 1, 26 MACROMODELS FROM ON-THE-FLY TRANSIENT RESPONSES F.G.Canavero, I.A.Maio, I.S.Stievano Dipartimento di Elettronica, Politecnico di Torino, Italy
2 IBIS DATE, Mar. 1, 26 Review of model generation (i) e.g., output buffer (single-ended) CORE vin In any approach, 2-piece model representation = w H (t) i H (v,d/dt) + w L (t)i L (v,d/t) i H,L : submodels accounting for buffer fixed logic H and L state w H,L : weighting signals for state switchings suitable modifications for handling power/ground pins and different device technologies 2
3 IBIS DATE, Mar. 1, 26 Review of model generation (ii) Classification = w H (t) i H (v,d/dt) + w L (t) i L (v,d/dt) Equivalent circuits Input Output Buffer Information Specification, IBIS Nonlinear parametric relations Macromodeling via Parametric Identification of Logic Gates, Mπlog parametric relations approximate any nonlinear dynamic system theory/tools from system identification improved accuracy for recent devices IBIS compliant (ver. 4.1) F i(k) = F(i(k-1),,v(k), v(k-1), ) 3
4 IBIS DATE, Mar. 1, 26 Mπlog modeling process (i) Parameter values obtained from suitable responses device ports by matching reference and model responses = w H (t) i H (v,d/dt) + w L (t) i L (v,d/dt) for i H,L : transient responses to suitable voltage fixed state + standard algorithms CORE H,L + - for w H,L : transient responses while the port is connected to reference loads and performs state transitions (e.g, 5 Ω resistor) + linear inversion of model equation 4
5 IBIS DATE, Mar. 1, 26 Mπlog modeling process (ii) Estimation of submodels i H,L 4 stat. H e.g., for i H CORE H in High output state ma + - i ma stat. L V t ns t ns 1 estimation algorithm (e.g., [1]) [1] M.T.Hagan et Al. Training feedforward networks with the marquardt algorithm, IEEE Trans. on NNs, Nov
6 IBIS DATE, Mar. 1, 26 Mπlog modeling process (iii) Computation of weighting signals w H,L CORE driven to perform complete state transitions lumped load i ma 4 5Ω 1Ω Ω+VDD w H,L obtained by linear inversion of model equation = w H (t) i H (v,d/dt) + w L (t) i L (v,d/dt) by using 1,2, set of responses (solution of a standard LS problem) 6
7 IBIS DATE, Mar. 1, 26 Mπlog modeling process (iv) logic state must be controlled! CORE + - different sources and load conditions needed! CRITAL for model generation of complex s How to obtain waveforms useful for model estimation from device operating in normal condition? 7
8 IBIS DATE, Mar. 1, 26 Mπlog models from measurements on-the-fly (i) Typical structure 4 real board i ma and have pieces of information on both state transitions and device fixed state (limited region explored) 8
9 IBIS DATE, Mar. 1, 26 Mπlog models from measurements on-the-fly (ii) Typical structure + perturbing element 4 2 i ma Simplest (passive) perturbing element: stub (time delay > 1/3 1 bit time) and explore a more wide region of the solution space waveforms for both estimation of submodels and of weighting signals 9
10 IBIS DATE, Mar. 1, 26 Mπlog modeling process on-the-fly (i) Estimation of submodels i H,L = w H (t) i H (v,d/dt) + w L (t) i e.g, for i H + estimation algorithm (e.g., [1]) i ma t ns t ns 1
11 IBIS DATE, Mar. 1, 26 Mπlog modeling process on-the-fly (ii) Computation of weighting signals w H,L = w H (t) i H (v,d/dt) + w L (t) i L (v,d/dt) 1.5 e.g, for w L (t) = (1-w H (t)) i ma w H (t) = (-i L (v,d/dt)) / (i H (v,d/dt)-i L (v,d/dt)) t ns 11
12 IBIS DATE, Mar. 1, 26 Summary of Mπlog model generation (1) Device is conveniently stimulated and reaction is recorded + - Device mounted directly on the board and responses are recorded (2) Port responses feed an algorithm for the computation of model parameters (3) Model equation F is implemented in SPE or in metalanguages like VHDL-AMS i(k) = F(i(k-1),,v(k),v(k-1), ) F.cir F.vhd 12
13 IBIS DATE, Mar. 1, 26 Modeling example Modeled device 8-bit bus transceiver, SN74ALVCH16973, VDD=1.8V, bit time: 6ns Model 1: estimation using noiseless signals responses from SPE simulation Model 2: estimation in a noisy environment responses from SPE simulation + superimposed noise feasibility for estimation from measured data (i H,L are sums of 2 5 sigmoidal functions, dynamic order 2) 13
14 IBIS DATE, Mar. 1, 26 Model 1 validation Model built from noiseless signals 2 1 e.g., for the estimation of i H t 4 Static characteristics 1.5 Transient responses i ma reference (Hspice), macromodel (Spice implementation) 1.5 Load: ideal line (Z=5Ω, Td=1ns) + 1 Ω // 5pF tns 14
15 IBIS DATE, Mar. 1, 26 Model 2 validation Model built from noisy signals 2 1 e.g., for the estimation of i H σ = 4mV t i ma 4 2 Static characteristics Transient responses -2.5 Load: ideal line (Z=5Ω, Td=1ns) Ω // 5pF tns reference (Hspice), macromodel (Spice implementation) 15
16 IBIS DATE, Mar. 1, 26 Conclusions Mπlog model generation from measurements carried out on-the-fly allows the modeling of complex s from transient responses recorded during normal activity does not need any control of logic state minimizes experimental cost (no dedicated test fixtures) enables accurate estimation of device static characteristics from transient measurements 16
BLACK-BOX MODELING OF DIGITAL DEVICES
BLACK-BOX MODELING OF DIGITAL DEVICES I. S. Stievanol, I. A. Maiol and F. G. Canaveral Abstract The design for signal integrity and electromagnetic compatibility of modern fast electronic circuits heavily
More informationCombined FDTD/Macromodel Simulation of Interconnected Digital Devices
Combined FDTD/Macromodel Simulation of Interconnected Digital Devices S. Grivet-Talocia, I. S. Stievano, I. A. Maio, F. G. Canavero Dip. Elettronica, Politecnico di Torino, Torino, Italy (E-mail: grivet@polito.it)
More informationDISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION MAY 09, 2015, TURIN, ITALY
DISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION IEEE Workshop on Signal and Power Integrity (SPI) MAY 09, 2015, TURIN, ITALY WAEL DGHAIS AND F. H. BELLAMINE waeldghais@ua.pt/wael.dghais@hotmail.co.uk
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
More informationSN74LS153D 74LS153 LOW POWER SCHOTTKY
74LS153 The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources.
More informationIBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation
IBIS EBD Modeling, Usage and Enhancement An Example of Memory Channel Multi-board Simulation Tao Xu Asian IBIS Summit taoxu@sigrity.com Shanghai China November 11, 2008 Agenda Memory channel simulation
More informationCD74HC151, CD74HCT151
Data sheet acquired from Harris Semiconductor SCHS150 September 1997 CD74HC151, CD74HCT151 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject High peed MOS ogic 8- nput
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More informationObsolete Product(s) - Obsolete Product(s)
8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I
More information9-Channel 64steps Constant-Current LED Driver with SPI Control. Features
BCT3119 with SPI Control General Description The BCT3119 is a constant current driver incorporating shift register and data latch. This CMOS device is designed for LED display applications. The max output
More informationM74HC20TTR DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview
407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
More information74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver
74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed
More informationCMOS Inverter. Performance Scaling
Announcements Exam #2 regrade requests due today. Homework #8 due today. Final Exam: Th June 12, 8:30 10:20am, CMU 120 (extension to 11:20am requested). Grades available for viewing via Catalyst. CMOS
More informationMultiport I/O Model Computation For Poweraware SI Simulation
Multiport I/O Model Computation For Poweraware SI Simulation EUROPEAN IBIS SUMMIT MAY 11, 216, TURIN, ITALY WAEL DGHAIS AND F. H. BELLAMINE waeldghais@ua.pt/wael.dghais@hotmail.co.uk Institut Supérieur
More informationQualification of tabulated scattering parameters
Qualification of tabulated scattering parameters Stefano Grivet Talocia Politecnico di Torino, Italy IdemWorks s.r.l. stefano.grivet@polito.it 4 th IEEE Workshop on Signal Propagation on Interconnects
More informationCD54/74HC151, CD54/74HCT151
CD54/74HC151, CD54/74HCT151 Data sheet acquired from Harris Semiconductor SCHS150A September 1997 - Revised May 2000 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject
More informationBCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA
TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,
More informationLow Power Quint Exclusive OR/NOR Gate
100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have
More informationPC100 Memory Driver Competitive Comparisons
Fairchild Semiconductor Application Note March 1999 Revised December 2000 PC100 Memory Driver Competitive Comparisons Introduction The latest developments in chipset and motherboard design have taken memory
More informationCIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers
6.00 CIRCUITS AN ELECTRONICS ependent Sources and Amplifiers Review Nonlinear circuits can use the node method Small signal trick resulted in linear response Today ependent sources Amplifiers Reading:
More informationGHz 6-Bit Digital Phase Shifter
180 90 45 22.5 11.25 5.625 ASL 2004P7 3.1 3.5 GHz 6-Bit Digital Phase Shifter Features Functional Diagram Frequency Range: 3.1 to 3.5 GHz RMS Error < 2 deg. 5 db Insertion Loss TTL Control Inputs 0.5-um
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More information74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More information4-bit magnitude comparator
FEATURES High-impedance NPN base inputs for reduced loading (0µA in High and ow states) Magnitude comparison of any binary words Serial or parallel expaion without extra gating PIN CONFIGURATION B V CC
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationElectromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards
Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Frank Y. Yuan Viewlogic Systems Group, Inc. 385 Del Norte Road
More informationNTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register
NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationCD54/74HC32, CD54/74HCT32
Data sheet acquired from Harris Semiconductor SCHS7A September 997 - Revised May 000 CD/7HC, CD/7HCT High Speed CMOS Logic Quad -Input OR Gate [ /Title (CD HCT, CD7 HC, CD7 HCT ) /Subject High Features
More informationUSB1T11A Universal Serial Bus Transceiver
USB1T11A Universal Serial Bus Transceiver General Description The USB1T11A is a one chip generic USB transceiver. It is designed to allow 5.0V or 3.3V programmable and standard logic to interface with
More informationDigital Electronics. Part A
Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationCD54/74HC164, CD54/74HCT164
Data sheet acquired from Harris Semiconductor SCHS155A October 1997 - Revised May 2000 CD54/74HC164, CD54/74HCT164 High Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register Features Description
More informationM74HCT688TTR 8 BIT EQUALITY COMPARATOR
8 BIT EQUALITY COMPARATOR HIGH SPEED: t PD = 21ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationVLSI Design Verification and Test Simulation CMPE 646. Specification. Design(netlist) True-value Simulator
Design Verification Simulation used for ) design verification: verify the correctness of the design and 2) test verification. Design verification: Response analysis Specification Design(netlist) Critical
More informationObsolete Product(s) - Obsolete Product(s)
DUAL 4 CHANNEL MULTIPLEXER 3 STATE OUTPUT HIGH SPEED: t PD = 16ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationUSB1T20 Universal Serial Bus Transceiver
Universal Serial Bus Transceiver General Description The USB1T20 is a generic USB 2.0 compliant transceiver. Using a single voltage supply, the USB1T20 provides an ideal USB interface solution for any
More informationCD74HC147, CD74HCT147
Data sheet acquired from Harris Semiconductor SCHS149 September 1997 CD74HC147, CD74HCT147 High Speed CMOS Logic 10-to-4 Line Priority Encoder [ /Title (CD74 HC147, CD74 HCT14 7) /Subject (High Speed CMOS
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences Analysis and Design of Digital Integrated Circuits (6.374) - Fall 2003 Quiz #2 Prof. Anantha Chandrakasan
More informationModel-Order Reduction of High-Speed Interconnects: Challenges and Opportunities
Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Michel Nakhla Carleton University Canada Model Reduction for Complex Dynamical Systems Berlin 2010 EMI Delay Crosstalk Reflection
More informationCD54HC11, CD74HC11, CD54HCT11, CD74HCT11
CDHC, CD7HC, CDHCT, CD7HCT Data sheet acquired from Harris Semiconductor SCHS7E August 997 - Revised September 00 High-Speed CMOS Logic Triple -Input AND Gate [ /Title (CD HCT, CD7 HC, CD7 HCT ) /Subject
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More informationUNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches
More informationECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics
ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) James E. Morris Dept of Electrical & Computer Engineering Portland State University 1 Lecture topics
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC2G125L consists of two bus buffers with 3-state output controlled by enable input (noe), when noe is high,
More informationObsolete Product(s) - Obsolete Product(s)
3 TO 8 LINE DECODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationCD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationObsolete Product(s) - Obsolete Product(s)
BCD TO DECIMAL DECODER HIGH SPEED : t PD = 14ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationNTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder
NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder Description: The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationTransient Response of Transmission Lines and TDR/TDT
Transient Response of Transmission Lines and TDR/TDT Tzong-Lin Wu, Ph.D. EMC Lab. Department of Electrical Engineering National Sun Yat-sen University Outlines Why do we learn the transient response of
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More informationPresettable Counters High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC1A Presettable Counters High-Performance Silicon-Gate CMOS The IN74HC1A is identical in pinout to the LS/ALS1. The device inputs are compatible with standard CMOS outputs; with pullup
More informationQuad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74CT157A Quad 2-Input Data Selectors/Multiplexer igh-performance Silicon-ate CMOS The IN74CT157A is identical in pinout to the LS/ALS157. This device may be used as a level converter for
More informationPI4GTL bit bidirectional low voltage translator
Features 2-bit bidirectional translator Less than 1.5 ns maximum propagation delay to accommodate Standard mode and Fast mode I2Cbus devices and multiple masters Allows voltage level translation between
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationSynchronous 4 Bit Counters; Binary, Direct Reset
Synchronous 4 Bit Counters; Binary, Direct Reset This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationNTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator
NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator Description: The NTE74LS181 is an arithmetic logic unit (ALU)/function generator in a 24 Lead DIP type package that has the complexity
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
More informationM74HC147TTR 10 TO 4 LINE PRIORITY ENCODER
10 TO 4 LINE PRIORITY ENCODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationCD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information
Data sheet acquired from Harris Semiconductor SCHS138 August 1997 CD74HC93, CD74HCT93 High Speed CMOS Logic 4-Bit Binary Ripple Counter [ /Title (CD74 HC93, CD74 HCT93 ) /Subject High peed MOS ogic -Bit
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More information74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver
74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board deity of 3-STATE buffers/ drivers
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More information74LS393 Dual 4-Bit Binary Counter
74LS393 Dual 4-Bit Binary Counter General Description Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single
More informationCD54HC257, CD74HC257, CD54HCT257, CD74HCT257
CD54HC257, CD74HC257, CD54HCT257, CD74HCT257 Data sheet acquired from Harris Semiconductor SCHS171D November 1997 - Revised October 2003 High-Speed CMOS Logic Quad 2-Input Multiplexer with Three-State
More informationCD54/74HC147, CD74HCT147. High Speed CMOS Logic 10-to-4 Line Priority Encoder. Features. [ /Title (CD74 HC147, CD74 HCT14 7) /Subject
CD/7HC7, CD7HCT7 Data sheet acquired from Harris Semiconductor SCHS9B September 997 - Revised March 00 High 0-to- Encoder [ /Title (CD7 HC7, CD7 HCT 7) /Subject (High 0-to- Encode r) /Autho r () /Keywords
More informationIBIS Modeling Using Latency Insertion Method (LIM)
IBIS Modeling Using Latency Insertion Method (LIM) José E. Schutt Ainé University of Illinois at Urbana- Champaign Jilin Tan, Ping Liu, Feras Al Hawari, Ambrish arma Cadence Design Systems European IBIS
More informationCD54/74HC30, CD54/74HCT30
CD/7HC0, CD/7HCT0 Data sheet acquired from Harris Semiconductor SCHSA August 997 - Revised May 000 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CDH C0, CD7H C0, CD7H CT0) /Subject High peed MOS ogic
More informationDS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts
DS00 -Tap Silicon Delay Line FEATURES All-silicon time delay taps equally spaced Delay tolerance ± ns or ±%, whichever is greater Stable and precise over temperature and voltage range Leading and trailing
More informationDM7417 Hex Buffers with High Voltage Open-Collector Outputs
August 1986 Revised July 2001 DM7417 Hex Buffers with High Voltage Open-Collector Outputs General Description This device contains six independent gates each of which performs a buffer function. The open-collector
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationMM74C908 Dual CMOS 30-Volt Relay Driver
Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists
More informationIN74HC05A Hex Inverter with Open-Drain Outputs
TECNICL DT IN74C05 ex Inverter with Open-Drain Outputs The IN74C05 is identical in pinout to the LS/LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption
EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationDM Quad 2-Input NAND Buffers with Open-Collector Outputs
September 1986 Revised July 2001 DM7438 7438 Quad 2-Input NAND Buffers with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND
More informationINTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors
INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More information74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)
3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 7.6 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER
More informationDM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or
More informationPreliminary Datasheet
Macroblock Preliminary Datasheet Features 3 output channels for RGB D lamps Output current invariant to load voltage change Programmable output current for each channel Built-in brightness control Constant
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More information