Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001
|
|
- Maude Melton
- 5 years ago
- Views:
Transcription
1 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal equivalent circuit model. 3. Output characteristics. Reading assignment: Howe and Sodini, h. 7, 7.3, 7.4
2 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-2 Key questions What other regimes of operation are there for the JT? What is unique about each regime? How do equivalent circuit models for the JT look like?
3 Microelectronic Devices and ircuits - Spring 2001 Lecture Regimes of operation V + + V - + V forward active saturation V V - - cut-off reverse forward active: device has good isolation and high gain; most useful regime; saturation: device has no isolation and is flooded with minority carriers takes time to get out of saturation; avoid reverse: poor gain; not useful; cut-off: negligible current: nearly an open circuit; useful.
4 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-4 Forward-active regime: V > 0, V < 0 n-mitter p-ase n-ollector I <0 I >0 I >0 V > 0 V < 0 Minority carrier profiles (not to scale): emitter base collector p n n p pn pno n po p no x -W -X -X 0 W W +X W +X +W
5 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-5 mitter injects electrons into base, collector collects electrons from base: I = I S exp qv kt ase injects holes into emitter, recombine at emitter contact: mitter current: I = I S β F (exp qv kt 1) I = I I = I S exp qv kt I S β F (exp qv kt 1) State-of-the-art I JT s today: I β F ma, β F hard to control tightly circuit design techniques required to be insensitive to variations in β F.
6 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-6 Reverse regime: V < 0, V > 0 n-mitter p-ase n-ollector I >0 I <0 I >0 V < 0 V > 0 Minority carrier profiles: emitter base collector p n n p pn pno n po p no x -W -X -X 0 W W +X W +X +W
7 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-7 ollector injects electrons into base, emitter collects electrons from base: I = I S exp qv kt ase injects holes into collector, recombine at collector contact and buried layer: ollector current: I = I S β R (exp qv kt 1) I = I I = I S exp qv kt I S β R (exp qv kt 1) Typically, β R β F. I A I A
8 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-8 ut-off: V < 0, V < 0 n-mitter p-ase n-ollector I >0 I >0 I <0 V < 0 V < 0 Minority carrier profiles: emitter base collector p n n p pn pno n po p no x -W -X -X 0 W W +X W +X +W
9 Microelectronic Devices and ircuits - Spring 2001 Lecture 18-9 ase extracts holes from emitter: I 1 = I S β F = I ase extracts holes from collector: I 2 = I S β R = I These are tiny leakage currents ( A).
10 Microelectronic Devices and ircuits - Spring 2001 Lecture Saturation: V > 0, V > 0 n-mitter p-ase n-ollector I I I <0 V > 0 V > 0 Minority carrier profiles: emitter base collector p n n p pn pno n po p no x -W -X -X 0 W W +X W +X +W
11 Microelectronic Devices and ircuits - Spring 2001 Lecture Saturation is superposition of forward active + reverse: I = I S (exp qv kt exp qv kt ) I S β R (exp qv kt 1) I = I S (exp qv β F kt 1) + I S β R (exp qv kt 1) I = I S (exp qv β F kt 1) I S(exp qv kt exp qv kt ) I and I can have either sign, depending on relative magnitude of V and V, and β F and β R. In saturation, collector and base flooded withexcess minority carriers takes lots of time to get transistor out of saturation. electrons holes
12 Microelectronic Devices and ircuits - Spring 2001 Lecture Large-signal equivalent circuit model System of equations that describes JT operation: I = I S (exp qv kt exp qv kt ) I S β R (exp qv kt 1) I = I S (exp qv β F kt 1) + I S β R (exp qv kt 1) I = I S (exp qv β F kt 1) I S(exp qv kt exp qv kt ) quivalent-circuit model representation: Non-Linear Hybrid-π Model I S qv (exp β R kt -1) qv I S (exp qv - exp ) kt kt I S β F qv (exp kt -1) Three parameters in this model: I S, β F, and β R. Model equivalent to bers-moll model in text.
13 Microelectronic Devices and ircuits - Spring 2001 Lecture Simplifications of equivalent-circuit model: Forward-active regime: V > 0, V < 0 I S exp qv kt I β F I I S β F qv (exp kt -1) V,on For today s technology: V,on 0.7 V. I depends on outside circuit. Reverse: V < 0, V > 0 I S qv (exp β R kt -1) V,on I S exp qv kt β R I I For today s technology: V,on 0.5 V. I also depends on outside circuit.
14 Microelectronic Devices and ircuits - Spring 2001 Lecture I vs. V for V =2.5 V : I vs. V for V =2.5 V :
15 Microelectronic Devices and ircuits - Spring 2001 Lecture Saturation: V > 0, V > 0 + V,on V,on V,sat V,on V,on - Today s technology: V,sat = V,on V,on 0.2 V. I and I depend on outside circuit. ut-off: V < 0, V < 0 Only negligible leakage currents.
16 Microelectronic Devices and ircuits - Spring 2001 Lecture Output characteristics First, common-base output characteristics: I I I =0 0 0 V,on V Next, common-emitter output characteristics: I I I =0 0 0 V =V +V V,sat
17 Microelectronic Devices and ircuits - Spring 2001 Lecture I vs. V for 0 I 100 µa:
18 Microelectronic Devices and ircuits - Spring 2001 Lecture I vs. V for 0 I 100 µa:
19 Microelectronic Devices and ircuits - Spring 2001 Lecture I vs. V for 0 I 100 µa:
20 Microelectronic Devices and ircuits - Spring 2001 Lecture Key conclusions Forward-active regime: most useful, device has gain and isolation. For bias calculations: I V,on β F I Saturation: device flooded withminority carriers. Not useful. For bias calculations: + V,on V,sat V,on - ut-off: device open. Useful. For bias calculations:
Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005
6.012 - Microelectronic Devices and ircuits - Fall 2005 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) ontents: 1. Regimes of operation. Regimes of Operation November 10, 2005 2. Large-signal
More informationLecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline
Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationEE 330 Lecture 20. Bipolar Device Modeling
330 Lecture 20 ipolar Device Modeling xam 2 Friday March 9 xam 3 Friday April 13 Review from Last Lecture ipolar Transistors npn stack pnp stack ipolar Devices Show asic Symmetry lectrical Properties not
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:
More informationLecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationLecture 15 The pn Junction Diode (II)
Lecture 15 The pn Junction Diode (II I-V characteristics Forward Bias Reverse Bias Outline Reading Assignment: Howe and Sodini; Chapter 6, Sections 6.4-6.5 6.012 Spring 2007 Lecture 15 1 1. I-V Characteristics
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationBJT - Mode of Operations
JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction
More informationELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models
LC 3908, Physical lectronics, Lecture 17 Bipolar Transistor njection Models Lecture Outline Last lecture looked at qualitative operation of the BJT, now want to develop a quantitative model to predict
More informationLecture 16 The pn Junction Diode (III)
Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter
More informationChapter 9 Bipolar Junction Transistor
hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal
More informationTransistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser
Transistors Lesson #9 hapter 4 252 JT egions of Operation 7.03 6.03 5.03 4.03 3.03 2.03 1.03 0.00 Saturation Active i amps i =50 ma 40 ma 30 ma 20 ma 10 ma 0 ma 0 1 2 3 4 5 6 7 8 9 10 v volts utoff There
More informationBipolar Junction Transistors: Solving Ebers-Moll Problems
C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationInstitute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2
Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationCLASS 3&4. BJT currents, parameters and circuit configurations
CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationBipolar junction transistor operation and modeling
6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30
More informationElectronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE
lectronic ircuits Transistor Bias ircuits Manar Mohaisen Office: F208 mail: manar.subhi@kut.ac.kr Department of Review of the Precedent Lecture Bipolar Junction Transistor (BJT) BJT haracteristics and
More informationMemories Bipolar Transistors
Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four
More informationLecture 27: Introduction to Bipolar Transistors
NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor
More information3 Minority carrier profiles (the hyperbolic functions) Consider a
Microelectronic Devices and Circuits October 9, 013 - Homework #3 Due Nov 9, 013 1 Te pn junction Consider an abrupt Si pn + junction tat as 10 15 acceptors cm -3 on te p-side and 10 19 donors on te n-side.
More informationIdeal Diode Equation II + Intro to Solar Cells
ECE-35: Spring 15 Ideal Diode Equation II + Intro to Solar Cells Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA lundstro@purdue.edu Pierret, Semiconductor
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationSection 5.4 BJT Circuits at DC
12/3/2004 section 5_4 JT Circuits at DC 1/1 Section 5.4 JT Circuits at DC Reading Assignment: pp. 421-436 To analyze a JT circuit, we follow the same boring procedure as always: ASSUME, ENFORCE, ANALYZE
More informationEE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 23, 2014 Lecture 07
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Tuesday, September 23, 2014 Lecture 07 1 Introduction to Solar Cells Topics to be covered: Solar cells and sun light Review on semiconductor
More informationLab #5 Current/Voltage Curves, Efficiency Measurements and Quantum Efficiency
Lab #5 Current/Voltage Curves, Efficiency Measurements and Quantum Efficiency R.J. Ellingson and M.J. Heben November 4, 2014 PHYS 4580, 6280, and 7280 Simple solar cell structure The Diode Equation Ideal
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationLecture 10 - Carrier Flow (cont.) February 28, 2007
6.720J/3.43J Integrated Microelectronic Devices - Spring 2007 Lecture 10-1 Lecture 10 - Carrier Flow (cont.) February 28, 2007 Contents: 1. Minority-carrier type situations Reading assignment: del Alamo,
More informationLecture 17 - p-n Junction. October 11, Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 17-1 Lecture 17 - p-n Junction October 11, 22 Contents: 1. Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium February 13, 2003
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationPN Junctions. Lecture 7
Lecture 7 PN Junctions Kathy Aidala Applied Physics, G2 Harvard University 10 October, 2002 Wei 1 Active Circuit Elements Why are they desirable? Much greater flexibility in circuit applications. What
More information97.398*, Physical Electronics, Lecture 8. Diode Operation
97.398*, Physical Electronics, Lecture 8 Diode Oeration Lecture Outline Have looked at basic diode rocessing and structures Goal is now to understand and model the behavior of the device under bias First
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationρ ρ LED access resistances d A W d s n s p p p W the output window size p-layer d p series access resistance d n n-layer series access resistance
LED access resistances W the output window size p-layer series access resistance d p n-layer series access resistance d n The n-layer series access resistance R = ρ s n where the resistivity of the n-layer
More informationBipolar Transistor WS 2011
Institut für Integrierte Systeme Integrated Systems Laboratory Bipolar Transistor WS 2011 1 Introduction In this exercise we want to simulate the IV characteristics of a bipolar transistor and draw the
More informationCHAPTER 13. Solutions for Exercises
HPT 3 Solutions for xercises 3. The emitter current is gien by the Shockley equation: i S exp VT For operation with i, we hae exp >> S >>, and we can write VT i S exp VT Soling for, we hae 3.2 i 2 0 26ln
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationL03: pn Junctions, Diodes
8/30/2012 Page 1 of 5 Reference:C:\Users\Bernhard Boser\Documents\Files\Lib\MathCAD\Default\defaults.mcd L03: pn Junctions, Diodes Intrinsic Si Q: What are n, p? Q: Is the Si charged? Q: How could we make
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationProf. Paolo Colantonio a.a
Prof. Paolo olantonio a.a. 2011 12 The D bias point is affected by thermal issue due to the active device parameter variations with temperature I 1 I I 0 I [ma] V R } I 5 } I 4 } I 3 Q 2 } I 2 Q 1 } I
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationassess the biasing requirements for transistor amplifiers
1 INTODUTION In this lesson we examine the properties of the bipolar junction transistor (JT) amd its typical practical characteristics. We then go on to devise circuits in which we can take best advantage
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationp-n junction biasing, p-n I-V characteristics, p-n currents Norlaili Mohd. Noh EEE /09
CLASS 6&7 p-n junction biasing, p-n I-V characteristics, p-n currents 1 p-n junction biasing Unbiased p-n junction: the potential barrier is 0.7 V for Si and 0.3 V for Ge. Nett current across the p-n junction
More informationThis is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 15 Excess Carriers This is the 15th lecture of this course
More informationLecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects
6.70J/3.43J - Integrated Microelectronic Devices - Fall 00 Lecture 0-1 Lecture 0 - p-n Junction (cont.) October 1, 00 Contents: 1. Non-ideal and second-order effects Reading assignment: del Alamo, Ch.
More informationCharge-Storage Elements: Base-Charging Capacitance C b
Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationElectronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline
6.012 - Electronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline Review Depletion approimation for an abrupt p-n junction Depletion charge storage and depletion capacitance
More informationLecture 29: BJT Design (II)
NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base
More informationBipolar Junction Transistors
ipolar Juctio Trasistors ipolar juctio trasistor (JT) was iveted i 948 at ell Telephoe Laboratories Sice 97, the high desity ad low power advatage of the MOS techology steadily eroded the JT s early domiace.
More informationn N D n p = n i p N A
Summary of electron and hole concentration in semiconductors Intrinsic semiconductor: E G n kt i = pi = N e 2 0 Donor-doped semiconductor: n N D where N D is the concentration of donor impurity Acceptor-doped
More informationFigure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors
Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationLecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005
6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationII/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.
14ECEI302/EC 212 1. Answer all questions (1X12=12 Marks) a What are the applications of linked list? b Compare singly linked list and doubly linked list. c Define ADT. d What are the basic operations of
More informationLecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001
6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 61 Lecture 6 PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 Contents: 1. electrostatics
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationSemiconductor Physics and Devices
The pn Junction 1) Charge carriers crossing the junction. 3) Barrier potential Semiconductor Physics and Devices Chapter 8. The pn Junction Diode 2) Formation of positive and negative ions. 4) Formation
More informationChapter 7. The pn Junction
Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More informationWITH THE FIRST ANALYSIS of a junction transistor
Transistor Switching Analysis Dr. C. A. MEAD* With the widespread application of junction transistors in switching applications, the need for a general method of analysis useful in the region of collector
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationEE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate
33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More information12. Memories / Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17
More informationSemiconductor Device Simulation
motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and
More information248 Facta Universitatis ser.: Elect. and Energ. vol. 9,No.2 (1996) doping of donor (N D ) and acceptor (N A ), respectively. With the degenerate appro
FACTA UNIVERSITATIS (NIS) Series: Electronics and Energetics vol. 9, No. 2 (1996), 247{254 NEW INVESTIGATION ON SILICON BIPOLAR TRANSISTOR AT LOW TEMPERATURES Xiao Zhixiong and Wei Tongli Abstract. The
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Wednesday, October 30, 013 1 Introduction Chapter 4: we considered the
More informationSOLUTIONS: ECE 606 Homework Week 10 Mark Lundstrom. Purdue University. (Revised 3/29/13)
ECE- 66 SOLUTIOS: ECE 66 Homework Week 1 Mark Lundstrom (Revised 3/9/13) 1) In a forward- biased P junction under low- injection conditions, the QFL s are aroximately flat from the majority carrier region
More informationLecture 5 - Carrier generation and recombination (cont.) September 12, 2001
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2001 Lecture 5-1 Contents: Lecture 5 - Carrier generation and recombination (cont.) September 12, 2001 1. G&R rates outside thermal equilibrium
More informationW - DIA. (4 TYP.) AE AG AH AJ R
M6HA-2A Powerex, Inc., 173 Pavilion Lane, Youngwood, Pennsylvania 15697 (72) 925-7272 www.pwrx.com Single IGBT A-Series Module 6 Amperes/12 Volts H G F D K J W - DIA. ( TYP.) AF A AG Y X Y Z G AA K B A
More informationjunctions produce nonlinear current voltage characteristics which can be exploited
Chapter 6 P-N DODES Junctions between n-and p-type semiconductors are extremely important foravariety of devices. Diodes based on p-n junctions produce nonlinear current voltage characteristics which can
More information