Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study
|
|
- Patrick Hudson
- 5 years ago
- Views:
Transcription
1 Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study Wei Yao 1 and Cemal Basaran 1* 1 Electronic Packaging Laboratory, University at Buffalo, The State University of New York, Buffalo, NY *Corresponding Author: cjb@buffalo.edu ABSTRACT The insatiable demand for miniaturization of consumer electronics has brought continuing challenges in the electronic packaging field. As a consequence, immense information processing duties, high current density and large joule heating are exerted on the package, which makes electromigration and thermomigration a serious reliability issue. In this study, high frequency pulse current electromigration degradation experiments were carried out on Sn96.5%Ag3.0%Cu0.5 (SAC305- by weight) solder joints. During the test, frequency, current density and duty factors are used as controlling parameters. The nominal current density varied from A/cm 2 to A/cm 2, PDC frequency ranged from 2 MHz to 10 MHz, and duty factor varied between 30% and 80% with a controlled ambient temperature at 70 C. It was observed that Mean Time to Failure (MTTF) was inversely proportional to the current density and duty factor. Higher frequency leads to a shorter lifetime within the frequency range we studied. SEM image shows that damage develops at both current crowding corners and the skin layer of solder joints. A mean time to failure relationship of lead-free solder joints under pulsed current loading is proposed based on the experimental data. [Keywords: PDC Electromigration, SEM, SAC Solder Joint, Mean Time to Failure, Solder Joint Resistance] 1
2 INTRODUCTION There always has been and will continue to be motivation to pack more electronic functionalities and better performance into a smaller volume of space. Due to this insatiable trend in microelectronic devices, Ultra-large-scale-integration (ULSI) interconnect and solder joint sizes reduces continuously to enable a higher degree of integration. As a result of transferring more data through reduced devices size, average current density carried by solder joints has increased from 10 3 A/cm 2 to 10 5 A/cm 2. Owing to the geometry of solder joint connections, significant current crowding exists at Al/Cu trace interconnecting solder bump areas. It induces more serious electromigration damage, and another byproduct, highly localized joule heating. Hot spots are thus induced and cause intense signal delay in high speed switching device, especially the complementary metal-oxide-silicon (CMOS) ICs. Both high current density and joule heating make electromigration (EM) and thermomigration a reliability issue for solder joints [1-7]. Mass diffusion mechanism of conductors under electric current loading has four driving forces: electric wind force, chemical potential, thermal gradient and stress gradient [8, 9]. When subjected to Direct Current (DC) loading, electric wind force drives ions to diffuse from the cathode side of conductors to the anode side; joule heating induced thermal gradient transports atoms from hot spots to their surrounding areas; chemical potential and stress gradient drive mass to diffuse in the opposite direction of the electron wind force. Net effect acting in this mass transport process moves ions from the cathode side toward the anode side of conductors [10, 11]. As a result, mass accumulation induces local compression on the anode side, which eventually squeezes mass out of the material surface to form protrusions or hillocks [12-14]. It causes a short- 2
3 circuit failure. While on the cathode side, voids growth causes increased local resistivity and current crowding, eventually open-circuit failure. Anode side short-circuit failure is effectively reduced due to polymer filling between conductors and minimum pitch specified in the electronic packaging process. The cathode side open-circuit becomes a major failure phenomenon that this study and the field of electronic packaging are concerned with [15]. Although most electronic applications, especially power switching and digital circuitry in chips, involve pulse rather than continuous signals, previous studies focused mainly on EM in direct current (DC) bias [16-33]. EM under pulse current loading is different in the sense that there exists a pulse-off time every loading period. Lifetime of solder joints is longer than those subjected to DC loading under otherwise the same conditions [34-39]. Mass transportation mechanism during pulse-on time is exactly the same as in DC loading. During pulse-off time, however, electron wind force vanishes. Under Pulsed Direct Current (PDC) stressing, the electron wind force causes a concentration gradient between the anode and the cathode side of conductors; and then, between current pulses, some of the atoms/vacancies stream back, obeying Fick s conventional law of diffusion. In other words, this self-healing effect during load-off period could relieve partially the damage caused during previous pulse-on period [40-42]. This mechanism is known as retroactive effect. Current crowding at Cu/Al line and the solder bump intersection causes highly localized joule heating in that region. Although direction of thermal driving force does not change during the pulse history, the amount of joule heating is reduced because of heat dissipation during load-off time. Thanks to retroactive effect and reduced joule heating, lifetime of conductors powered on the PDC 3
4 is usually longer. For deposited thin film connections, it is observed to be between 1/r [36, 43]and 1/r 2 [34, 44, 45] of DC lifetime at equal peak current densities, with r being the pulse duty cycle. Based on the principle of projecting load-on current to DC current loading at the same peak current density, Schoen [43] proposed a modified Black s time to failure model for thin films to account for the lifetime enhancement of conductors under pulsed current loading. Damage relaxation is found to be a temperature-dependent time constant. However, with the broad adoption of Ball Grid Array (BGA) and Column Grid Array (CGA) in the electronic packaging industry, there are no reported similar studies for solder joints in literature. Due to the obvious different degradation mechanism between metallic thin films and solder alloys, it is clear that accurate data about EM failure of lead-free solder joints under pulse current stressing are required to better predict reliability of electronics and accurate timing of signal transport. EXPERIMENTAL SETUP A. Test Vehicles Electromigration Mean Time to Failure (MTTF) of lead-free solder joints subjected to pulse current loading is investigated experimentally. The specially designed flip-chip package with a schematic cross sectional view of the solder joint is shown in Fig. 1. Lead-free Sn96.5%Ag3.0%Cu0.5 (SAC305- by weight) solder joints connect the chip to Printed Circuit (PC) board. The pitch between adjacent solder bumps is 270 μm. Diameter of solder bump is 112 μm with a 105 μm standoff height. Cu pad of the substrate is surface finished with electroless plated Ni/Au, for which the thickness of Ni is 5 μm while that of Au is 0.05 μm. Diameter of tri-layer Ti/Cu/Ni under bump 4
5 metallurgy (UBM) is 112 μm with the thickness of 3 μm. The Nitride passivation layer is 1.5 μm thick with a 90 μm opening. Deposited Al thin film connection of 65 μm widths and 1 μm thickness forms circuitry on the silicon die side. Copper trace of 65 μm width and 15 μm thickness of the PC board side contacts the bottom of solder joints. The substrate solder mask opening is 110 μm. Detailed dimension and material finish information of the test vehicle is listed in Table 1. B. Experimental Procedure The most common method used to evaluate EM failure of a solder joint has been to stress it under constant current loading and measure the time required for open-circuit failure to occur. This method is highly impractical in evaluation of damage of solder joints under pulse current loading and even worse when subjected to AC stressing. Awaited to material healing effect, extremely high current density and long loading time are required for open-circuit failure to happen under PDC or AC conditions. The use of resistometric techniques is thus developed for more practical testing [40, 45, 46]. In this technique, increase of conductor resistance is used to monitor in an attempt to detect the formation of mass diffusion damage. This theory is based on the fact that EM induces vacancy formation, which reduces the effective conducting area and results in a higher resistance. In this work, Time to Failure (TTF) is defined as 10% resistance change between minimum and maximum resistance happening during current loading history. The 10% resistance change is adopted because this amount resistance change creates an electrical signal distortion large enough to fail the designed function of most ICs [47]. Scheme of the experimental design is shown in Fig. 2. Pulse generator/power supply outputs signals at designed voltage, frequency and duty cycle. Two multi-meters 5
6 programmed by a computer server collect resistance reading every 5 seconds by fourwire method shown in Fig 3. Principle of four-wire scheme is: (1) a voltmeter parallel connected to the circuitry measures voltage reading on the conductor; (2) an amp-meter series connected to the circuitry measures current reading; (3) the multimeter then automatically divides voltage by the current reading, and gives the in-situ resistance. Flip-chip package used in this study is specially designed to exclude Cu/Al trace s EM noise from our test. As seen from Fig. 4, pulse current signal flows through two solder joints and one aluminum trace in R1, but only one solder joint and one aluminum trace in R2. To exclude Al/Cu trace s EM damage effect, R1 and R2 are measured at the same time, and the exact resistance of one solder bump is given by R1-R2. One thermometer is programmed to measure temperature on the silicon chip side and PC board side every 30 seconds. The test vehicle was put in a thermal chamber with an ambient temperature of 70 C, which is normal operating temperature of most consumer electronic IC devices. Time varying electric signals lead to a thermal transient in test vehicles. This transient can be substantial for high current densities that it actually affects the mass transport. Thermal relaxation time used to characterize this joule heating induced mass diffusion is in the μs range for SAC alloys. To exclude the thermal transient effect, PDC current stressing with frequencies of 2 MHz to 10 MHz was employed in the test vehicle. Duty factor defined as the time ratio of pulse-on period over one loading period varies from 0.3 to 1.0. Nominal current density, calculated at center cross section of the solder joint, varies from A/cm 2 to A/cm 2. However, the maximum current density is typically one order of magnitude larger. 6
7 RESULTS AND DISCUSSION Scanning Electron Microscope (SEM) experiments were conducted to investigate the vacancy accumulation and Intermetallic Compound (IMC) growth of our test vehicle. Fig. 5 (a) is an initial profile of the solder joint, while Fig. 5 (b) and (c) correspond to solder joint profiles after 50 hours and 140 hours of PDC current loading at 2 MHz respectively. It can be seen that PDC current loadings introduce vacancy growth in solder joints instead of metal films. Essential voids accumulation is observed at the current crowding corner, which fails the designed function of circuitry. The EM process in aluminum traces initiate at a current density about two orders higher than that of solder joints, which is one of the major reasons why Al instead of copper is used as deposited thin film interconnect in substrate manufacture. We are confident that the resistance comes from the lead-free solder bump instead of the deposited aluminum thin film. The SEM image also shows vacancy development at both current crowding corners and skin layer of the solder joint. This phenomenon is not observed in DC cases [47-50]. When conductors subjected to time varying electromagnetic field, secondary current flow is induced, which alleviates part of current flow at the center of conductors while strengthens it in the skin layer. The net current distributes with the highest value at the skin layer and decreases exponentially toward the center cross section. This phenomenon is referred as skin effect, and causes more damage to skin layer of solder joints than other parts. IMC thickening is observed to grow toward the center of solder joints. A. Effective Resistance Test 7
8 Instead of being constant, measured resistance is found to be function of current density, duty factor and pulse frequency as shown in Fig. 6. Resistance is observed to grow linearly with larger current density. This agrees with literature observation. Fig. 6 (b) is the frequency dependence of effective impedance. It can be seen that effective impedance is stable from 1 MHz to 10 MHz for tests shown in the figure. It goes down exponentially when we further increase the pulse frequency. Matthiessen s rule states that the total resistance of a sample is the sum of all the individual contributions. Nonlinear regression gives the following relationship between the effective resistance, current density and frequency with a confidence value of 92%, R = α j β f γ + R 0 (1) Where, α = is current density parameter, j is current density in A/cm 2, β = and γ = 1.8 are frequency parameters, f is frequency in MHz. As for the duty factor, the exact linear relationship is observed. Larger duty factor results in a higher resistance as showed in Fig. 6 (c). The relationship is given as, R = ε d + θ (2) Where, ε is duty factor parameter and d is the duty factor. Combing equation (1) and (2), resistance versus current density, pulse frequency and duty factor is defined as, R = α j + ε d β f γ + R 0 (3) 8
9 It can be seen that effective resistance linearly depends on current density and duty factor, but has an exponential relationship with pulse frequency. Parameters α, β, γ and ε are positive and depend on solder alloy material and construction. Due to the varied measured resistance, test data are normalized as R/R0 with respect to the stressing time for comparison purposes. R equals to R1-R2 as shown in Fig. 4, which is the resistance of one solder joint. R0 is the initial value of resistance at 70 C. B. Current Density Dependence of Electromigration MTTF EM is an electric current driving mass transport process. As a consequence, electron wind force is the main material degradation mechanism. Larger current density induces more EM damage, and also leads to an increased resistance [47]. Fig. 7 (a) is the initial temperature profile of solder bump under PDC. It can be seen that joule heating reaches a stable state after about 10 minutes of current loading. Temperature on the silicon chip temperature cycles from 73.5 to 72.8 in a period of 150 s for the rest of the loading history. The actual thermal transient is observed to lag far behind the current loadings, so we are confident that the material degradation results from electromigration rather than thermomigration. Fig. 7 (b)-(e) show resistance evolution in solder joints subjected to current density from A/cm 2 up to A/cm 2, at a constant duty factor of 0.5 and frequency of 4 MHz. Resistance is observed to change up and down continuously with the average value growing during the entire loading history. The reduction in resistance reflects damage healing effect during load-off period. It can be seen that larger current density shortens significantly the lifetime. At a current density of A/cm 2, the solder joint lasts 49 hours before thresh-hold resistance is 9
10 reached; it lasts 23 hours when the current density is increased to A/cm 2. At a current density of A/cm 2, however, it only takes 0.8 hours for failure to happen. The reduced resistance after failure is due to temperature drop from 70 C to ambient temperature. It s also seen that, at high current density, resistance grows at an almost constant rate due to electromigration with no observable healing, which is typically found in the DC electromigration damage process. All test results are summarized in Table 2. The MTTF data is averaged from several tests with identical controlling parameters. MTTF vs. current density data is plotted in Fig. 8. To obtain a current density dependent MTTF, non-linear regression is performed at a constant duty factor and pulse frequency. With a confidence value of 83.5%, the following relationship is obtained, MTTF = c 1.6 (4) Where MTTF is mean time to failure in hours, and c is the nominal current density in A/cm 2. Lifetime shortens seriously with increased current density at elevated frequency. C. Duty Factor Dependence of Electromigration MTTF Fig. 9 shows resistance evolution of solder joints under PDC loading with the duty factor varying from 30%-80% at a constant current density of A/cm 2 and frequency of 4 MHz. Resistance is observed to fluctuate up and down during the whole loading history. Joule heating is responsible for the initial resistance change as discussed in the above section. After the thermal steady state is reached, EM induced mass transport contributes to the following resistance change. Effective resistance does not grow continuously during the current loading. As discussed above, chemical potential gradient 10
11 and stress gradient always retard electron wind force driven mass diffusion, and restore partially the mass transportation during load-on time. With a duty factor of 30%, the solder joint fails after 78 hours current loading; it lasts 43 hours when the duty factor is increased to 50%; and only 37 hours at duty factor of 60%. When we increase duty factor to 80%, however, solder joints failed in just 21 hours. It implies an obvious duty factor dependence of MTTF of solder joints. This is important since pulse signals in ICs are rarely symmetrical and within the generality of a design rule the possibility of arbitrary pulse current needs to be considered [45]. Owing to the uneven pulse signals, conductors may fail before their designed lifetime. Curve fitting results of MTTF Vs. duty factor are shown in Fig. 10. Higher duty factor results in a decreased MTTF. Non-linear regression gives the following duty factor dependence of electromigration MTTF of solder joints subjected to PDC with a 97.9% confidence value: MTTF = 18.6 r 1.2 (5) D. Frequency Dependence of electromigration MTTF Frequency dependence of resistance of lead-free solder joints is shown in Fig. 11, with a constant current density of A/cm 2 and duty factor of 50%. The minimum frequency is set at 2 MHz to avoid thermal transient induced material damage. It is observed that higher frequency shortens the lifetime of solder joints. At 2 MHz the threshold resistance change happens after 192 hours of current loading. At 4 MHz, the same amount resistance change happens in 45 hours. It fails, however, in 3.3 hours at a frequency of 8 MHz and 1.7 hours at 10 MHz. This phenomenon can be credited to the 11
12 skin effect discussed above. High frequency generates a stronger eddy current that intensifies the current flow at the skin layer of conductors but alleviates it at the center cross section. It makes actual current density subjected by solder joints much larger than the nominal value. Non-linear regression curve fitting of MTTF vs. frequency is shown in Fig. 12. It is obvious that a quadratic relationship exists between MTTF and pulse frequency. With a 95.8% confidence value, the following relationship is obtained, MTTF = f 1.8 (6) E. Electromigration MTTF equation of lead-free solder joints under PDC loadings From above discussion, we conclude that larger current density, higher duty factor and higher frequency lead to a shorter lifetime of solder joints. Combining equations (4), (5) and (6), we obtain the following MTTF equation of lead-free solder joints under PDC, which takes into account of frequency, duty factor and current density dependence. MTTF = α c 1.6 r 1.2 f 1.8 (7) After incorporating the Arrhenius temperature dependence term, we propose the MTTF equation of lead-free solder joints subjected to pulse current loadings as follow, MTTF = α c 1.6 r 1.2 f 1.8 e E/kT (8) Where MTTF is in hours, c is current density in A/cm 2, r is duty factor, f is frequency in MHz, E is vacancy activation energy in Kg μm 2 /(s 2 mol), and k is Boltzmann s 12
13 constant and T is temperature in Kelvin. It can be seen that, with an exponent of 1.8, the frequency term is the most serious contributing factor to EM damage of solder joints; current density comes as the second most serious damage factor. The duty factor term, which has an exponent of 1.2, is the least serious factor. We conclude that at a constant power output, higher duty factor and lower current density should be used to minimize the EM damage. CONCLUSIONS Electromigration damage of lead-free solder joints subjected to PDC current loading was investigated experimentally. Due to the material healing effect at load-off time, lifetime of solder joints subjected to PDC loading is considerably longer than those subjected to DC loading under otherwise the same conditions. SEM image shows that damage develops at both current crowding corners and the skin layer of solder joints instead of the whole cross section under DC loadings. It is found that higher current density, higher duty factor or higher frequency shortens lifetime of solder joints. With an exponent of 1.8, frequency of PDC loadings proves to be the most serious factor in EM damage, while current density and duty factor contribute less to the damage with exponent values of 1.6 and 1.2, respectively. A mean time to failure equation is proposed for lead-free solder joints subjected to pulse current loadings. At the same power output, EM damage could be alleviated by using a larger duty factor and smaller current density pulse signals. ACKNOWLEDGMENTS This research project has been sponsored by the US Navy, Office of Naval Research, Advanced Electrical Power Program under the direction of Terry Ericsen. We would like 13
14 to express our sincere appreciation to Dr. Yi-Shao Lai, director at ASE, for providing his support of the test vehicles for this program. Table 1 DIMENSION OF THE FLIP CHIP TEST VEHICLE PACKAGE [51] Features Dimension Package Size 27.3x27.3x1.14mm Die Size 7.62x7.62x0.74mm UBM Ti0.1µm/Cu0.5µm/Ni2µm UBM Diameter 112µm Passivation Opening 90µm Al Trace on Silicon 65µmx1µm Bump Size 112µm in diameter 105µm in standoff Bump Pitch 270µm Substrate Pad Finish Electroless Ni/Au on Cu Ni5µm/Au0.05µm/Cu5µm Substrate Pre-Solder Sn3%Ag0.5%Cu Substrate Cu Trace 65µmx15µm Substrate Solder Mask Opening 110µm Table 2 Experimental Results of MTTF of lead-free solder joints subjected to PDC current stressing at a constant temperature of 70 C Dependence Current Density Duty Factor Current Density (A/cm 2 ) Duty Factor (%) Frequency (MHz) MTTF PDC (hours)
15 Frequency REFERENCE 1. Frankovic, R., G.H. Bernstein, and J.J. Clement, Pulsed-current duty cycle dependence of electromigration-induced stress generation in aluminum conductors. Electron Device Letters, IEEE, (5): p Li, S., Sellers, Michael S., Basaran, Cemal, Schultz, Andrew J. and Kofke, David A., Lattice Strain Due to an Atomic Vacancy. Computational Materials Science. 6: p Abdulhamid, M., C. Basaran, and Y. Lai, Thermomigration vs. Electromigration in Lead- Free Solder Alloys. IEEE Trans. on Advanced Packaging, (in press). 4. Campbell, D.R. and H.B. Huntington, Thermomigration and Electromigration in Zirconium. Physical Review, (3): p Basaran, C., Shidong, Li, Hopkins, D. C. and Wei, Yao. Mean time to failure of SnAgCuNi solder joints under DC. in Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), th IEEE Intersociety Conference on Yao, W. and B. Cemal. Skin effect and material degradation of lead-free solder joint under AC. in Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), th IEEE Intersociety Conference on Basaran, C. and S. Nie, An Irreversible Thermodynamics Theory for Damage Mechanics of Solids. International Journal of Damage Mechanics, (3): p Basaran, C., Lin, Minghui and Li, Shidong, Computational simulation of electromigration induced damage in copper interconnects Tang, H. and C. Basaran, Influence of microstructure coarsening on thermomechanical fatigue behavior of Pb/Sn eutectic solder joints. International Journal of Damage Mechanics, (3): p Blech, I.A., Electromigration in thin aluminum films on titanium nitride. Journal of Applied Physics, (4): p Blech, I.A. and C. Herring, Stress generation by electromigration. Applied Physics Letters, (3): p Blech, I.A. and E. Kinsbron, Electromigration in thin gold films on molybdenum surfaces. Thin Solid Films, (2): p Wei, Y. and C. Basaran. Damage of SAC405 solder joint under PDC. in Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), th IEEE Intersociety Conference on Basaran, C., Hopkins, D. C., Frear, D. and Lin, J. K., Flip Chip Solder Joint Failure Modes. Advanced Packaging, (10): p Yao, W. and C. Basaran, Electromigration analysis of solder joints under ac load: A mean time to failure model. Journal of Applied Physics, (6): p
16 16. Basaran, C., L. Minghui, and Y. Hua. A thermodynamic model for electrical current induced damage Piscataway, NJ, USA: IEEE. 17. Basaran, C. and S. Nie, A thermodynamics based damage mechanics model for particulate composites. International Journal of Solids and Structures, (3 4): p Ye, H., Basaran, C. and Hopkins, Douglas C., Damage mechanics of microelectronics solder joints under high current densities. International Journal of Solids and Structures, (15): p Ye, H., C. Basaran, and D. Hopkins, Thermomigration in Pb-Sn Solder Joints Under Joule Heating During Electric Current Stressing. Applied Physics Letters, (7): p Ye, H., C. Basaran, and D.C. Hopkins, Experimental Damage Mechanics of Micro/Power Electronics Solder Joints under Electric Current Stresses. International Journal of Damage Mechanics, (1): p Ye, H., C. Basaran, and D.C. Hopkins, Mechanical degradation of microelectronics solder joints under current stressing. International Journal of Solids and Structures, (26): p Ye, H., C. Basaran, and D.C. Hopkins, Numerical simulation of stress evolution during electromigration in IC interconnect lines. Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on], (3): p Ye, H., C. Basaran, and D.C. Hopkins, Pb phase coarsening in eutectic Pb/Sn flip chip solder joints under electric current stressing. International Journal of Solids and Structures, (9-10): p Ye, H., C. Basaran, and D.C. Hopkins, Experimental Damage Mechanics of Micro/Power Electronics of Solder Joints Under Electrical Current Stresses. International Journal of Damage Mechanics, : p Ye, H., D.C. Hopkins, and C. Basaran, Measurement of high electrical current density effects in solder joints. Microelectronics Reliability, (12): p Basaran, C. and M. Lin, Damage mechanics of electromigration induced failure. Mechanics of Materials, (1-2): p Basaran, C. and M. Lin, Damage mechanics of electromigration in microelectronics copper interconnects. International Journal of Materials and Structural Integrity, : p Basaran, C., M. Lin, and H. Ye, A thermodynamic model for electrical current induced damage. International Journal of Solids and Structures, (26): p Lin, M., Basaran, C., Electromigration induced stress analysis using fully coupled mechanical-diffusion equations with nonlinear material properties. Computational Materials Science, (1): p Li, S., M.F. Abdulhamid, and C. Basaran, Simulating Damage Mechanics of Electromigration and Thermomigration. SIMULATION, (8-9): p Li, S., M.F. Abdulhamid, and C. Basaran, Damage Mechanics of Low Temperature Electromigration and Thermomigration. IEEE Transactions on Advanced Packaging, : p Li, S. and C. Basaran, A computational damage mechanics model for thermomigration. Mechanics of Materials, (3): p Basaran, C., S. Li, and M.F. Abdulhamid, Thermomigration induced degradation in solder alloys. Journal of Applied Physics, (12): p
17 34. Brooke, L. Pulsed current electromigration failure model New York, NY, USA: IEEE. 35. Tao, J.B.-K., Liew Chen, J. F. Cheung, N. W. Hu, C., Electromigration under time-varying current stress. Microelectronics Reliability, (Copyright 1998, IEE): p English, A.T., K.L. Tai, and P.A. Turner, Electromigration in conductor stripes under pulsed dc powering. Applied Physics Letters, (8): p Hatanaka, K., T. Noguchi, and K. Maeguchi. A generalized lifetime model for electromigration under pulsed DC/AC stress conditions. in 1989 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.89CH2694-8), May Tokyo, Japan: Business Center for Acad. Soc. Japan. 38. Hu, C., et al. Modeling electromigration lifetime under pulsed and AC current stress. in Submicrometer Metallization: The Challenges, Opportunities and Limitations, Sept USA. 39. Liew, B.K., N.W. Cheung, and C. Hu. Electromigration interconnect lifetime under AC and pulse DC stress. in 27th Annual Proceedings. Reliability Physics 1989 (Cat. No.89CH2650-0), April New York, NY, USA: IEEE. 40. Jiang, T., N.W. Cheung, and H. Chenming, An electromigration failure model for interconnects under pulsed and bidirectional current stressing. IEEE Transactions on Electron Devices, (4): p Root, B.J. and S.J. Nagalingam. Electromigration failure on fine line conductors under pulse test conditions New York, NY, USA: IEEE. 42. Shingubara, S., et al. Pulsed DC and AC electromigration studies of Cu dual damascene interconnects. in Stress-Induced Phenomena in Metallization. Seventh International Workshop on Stress-Induced Phenomena in Metallization, June USA: AIP. 43. Schoen, J.M., A model of electromigration failure under pulsed condition. Journal of Applied Physics, (1): p Towner, J.M. and E.P. van de Ven. Aluminum Electromigration Under Pulsed D.C. Conditions. in Reliability Physics Symposium, st Annual Maiz, J.A. Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents. in Reliability Physics Symposium, th Annual Proceedings., International Hummel, R.E. and H.H. Hoang, On the electromigration failure under pulsed conditions. Journal of Applied Physics, (5): p Basaran, C., et al., Electromigration time to failure of SnAgCuNi solder joints. Journal of Applied Physics, (1): p Basaran, C., Ye, H., Hopkins, D. C., Frear, D. and Lin, J. K., Failure Modes of Flip Chip Solder Joints Under High Electric Current Density. Journal of Electronic Packaging, (2): p Zhang, F., et al., Failure mechanism of lead-free solder joints in flip chip packages. Journal of Electronic Materials, (11): p Brandenburg, S. and S. Yeh. Electromigration Studies of Flip Chip Bump Solder Joints smta.org. 51. Peng Su, L.L., A Comparison Study of Electromigration Performance of Pb-free Flip Chip Solder Bumps th Electronic Components and Technology Conference (May 2009), 2009: p
18 Fig. 1 Detailed profile of test vehicle used in the PDC electromigration experiments Fig. 2 Experimental scheme of PDC electromigration MTTF test of lead-free solder joints 18
19 Fig. 3 Four wire schemes to measure effective resistance of solder joints under PDC loadings Fig. 4 Current flow scheme and resistances measured (a) (b) 19
20 (c) Fig. 5 Scan Electron Microscope image of test vehicle after PDC current loadings: (a) initial profile of solder joint; (b) PDC induced damage after 50 hours of current loading at 2 MHz; (c) PDC induced damage after 140 hours of current loading at 2 MHz (a) 20
21 (b) Fig. 6 Measured resistance of lead-free solder joint subjected to PDC stressing at ambient temperature of 70 C: (a) current density dependence, (b) frequency dependence, (c) duty factor dependence (c) 21
22 (a) Fig. 7 Current density dependence of MTTF of lead-free solder joints subjected to PDC stressing at duty factor of 0.5, frequency of 4 MHz and ambient temperature of 70 C: (a) measured temperature at silicon chip, (b) resistance evolution history for varied current densities (b) 22
23 Fig. 8 Curve fitting results of MTTF of lead-free solder joints Vs. PDC stressing current density at duty factor of 0.5, frequency of 4 MHz and ambient temperature of 70 C Fig. 9 Duty factor dependence of MTTF of lead-free solder joints subjected to PDC stressing at current density of A/cm 2, frequency of 4 MHz and ambient temperature of 70 C 23
24 Fig. 10 Curve fitting results of MTTF of lead-free solder joints Vs. PDC stressing duty factor at current density of A/cm 2, frequency of 4 MHz and ambient temperature of 70 C Fig. 11 Frequency dependence of MTTF of lead-free solder joints subjected to PDC stressing at current density of A/cm 2, duty factor of 0.5 and ambient temperature of 70 C 24
25 Fig. 12 Curve fitting results of MTTF of lead-free solder joints vs. PDC stressing frequency at current density of A/cm 2, duty factor of 0.5 and ambient temperature of 70 C 25
Electromigration time to failure of SnAgCuNi solder joints
JOURNAL OF APPLIED PHYSICS 106, 013707 2009 Electromigration time to failure of SnAgCuNi solder joints Cemal Basaran, 1,a Shidong Li, 1 Douglas C. Hopkins, 1 and Damien Veychard 2 1 Electronic Packaging
More informationMechanical Implications of High Current Densities in Flip-chip Solder Joints
Mechanical Implications of High Current Densities in Flip-chip Solder Joints HUA YE, CEMAL BASARAN AND DOUGLAS C. HOPKINS UB Electronic Packaging Laboratory University at Buffalo, SUNY Buffalo, NY 14260
More informationDeformation of solder joint under current stressing and numerical simulation II
International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,
More informationBudapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints
The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints Dan Yang and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, 83 Tat Chee Avenue, Kowloon,
More informationAssessment of Current Density Singularity in Electromigration of Solder Bumps
Assessment of Current Density Singularity in Electromigration of Solder Bumps Pridhvi Dandu and Xuejun Fan Department of Mechanical Engineering Lamar University PO Box 10028, Beaumont, TX 77710, USA Tel:
More informationThis article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and
This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution
More informationStudy of Electromigration of flip-chip solder joints using Kelvin probes
Study of Electromigration of flip-chip solder joints using Kelvin probes Y. W. Chang and Chih Chen National Chiao Tung University, Department of Material Science & Engineering, Hsin-chu 30010, Taiwan,
More informationEffect of under-bump-metallization structure on electromigration of Sn-Ag solder joints
Advances in Materials Research, Vol. 1, No. 1 (2012) 83-92 83 Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints Hsiao-Yun Chen, Min-Feng Ku and Chih Chen* Department
More informationThis article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and
This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution
More informationStress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr
Stress in Flip-Chip Bumps due to Package Warpage -- Matt Pharr Introduction As the size of microelectronic devices continues to decrease, interconnects in the devices are scaling down correspondingly.
More informationThermomigration in Eutectic Tin-Lead Flip Chip Solder Joints
Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Dan Yang, M. O. Alam, B. Y. Wu and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon
More informationElectromigration issues in lead-free solder joints
J Mater Sci: Mater Electron (2007) 18:259 268 DOI 10.1007/s10854-006-9020-8 Electromigration issues in lead-free solder joints Chih Chen Æ S. W. Liang Published online: 8 September 2006 Ó Springer Science+Business
More informationTin Whisker Growth Induced by High Electron Current Density
Journal of ELECTRONIC MATERIALS, Vol. 37, No. 1, 2008 DOI: 10.1007/s11664-007-0219-0 Ó 2007 TMS Special Issue Paper Tin Whisker Growth Induced by High Electron Current Density Y.W. LIN, 1 YI-SHAO LAI,
More information1 INTRODUCTION 2 SAMPLE PREPARATIONS
Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using
More informationStudy of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers
Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Zhenbang Yuan a, Jingwei Wang b, Di Wu c, Xu Chen a, Xingsheng Liu b,c a School of Chemical Engineering & Technology of
More informationCLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading
CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading, Michael Osterman, and Michael Pecht Center for Advanced Life Cycle Engineering (CALCE) University of Maryland College Park,
More informationDamage mechanics of electromigration induced failure
Mechanics of Materials 4 (28) 66 79 www.elsevier.com/locate/mechmat Damage mechanics of electromigration induced failure Cemal Basaran *, Minghui Lin Electronic Packaging Laboratory, Department of Civil,
More informationReliability analysis of different structure parameters of PCBA under drop impact
Journal of Physics: Conference Series PAPER OPEN ACCESS Reliability analysis of different structure parameters of PCBA under drop impact To cite this article: P S Liu et al 2018 J. Phys.: Conf. Ser. 986
More informationThe Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging
The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging Chih-Tang Peng 1, Chang-Ming Liu 1, Ji-Cheng Lin 1, Kuo-Ning Chiang E-Mail: Knchiang@pme.nthu.edu.tw Department
More informationTABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK
vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF SYMBOLS ii iii iv v vi vii
More informationA thermodynamic model for electrical current induced damage
International Journal of Solids and Structures 40 (2003) 7315 7327 www.elsevier.com/locate/solstr A thermodynamic model for electrical current induced damage Cemal Basaran *, Minghui Lin, Hua Ye Electronic
More informationComputer Simulation of ElectroMigration in Microelectronics Interconnect
Computer Simulation of ElectroMigration in Microelectronics Interconnect by Xiaoxin Zhu Centre of Numerical Modelling and Process Analysis, School of Computing and Mathematical Sciences,The University
More informationDrop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package
2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi
More informationUnderstanding Integrated Circuit Package Power Capabilities
Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of s interface circuits, like any integrated circuit, is very dependent on its environmental
More informationImpact of Uneven Solder Thickness on IGBT Substrate Reliability
Impact of Uneven Solder Thickness on IGBT Substrate Reliability Hua Lu a, Chris Bailey a, Liam Mills b a Department of Mathematical Sciences, University of Greenwich 30 Park Row, London, SE10 9LS, UK b
More informationDynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor
2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,
More informationPower Consumption in CMOS CONCORDIA VLSI DESIGN LAB
Power Consumption in CMOS 1 Power Dissipation in CMOS Two Components contribute to the power dissipation:» Static Power Dissipation Leakage current Sub-threshold current» Dynamic Power Dissipation Short
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationEspecial Bump Bonding Technique for Silicon Pixel Detectors
Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain Outline Motivation Summary of bump bonding
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationTRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE
TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE JEROEN JALINK 8 JUNI 2016 MICROELECTRONICS RELIABILITY 54 (2014) 1988 1994 Contents Introduction NXP Package form factor Failure mechanism
More informationarxiv:cond-mat/ v1 31 Oct 2001
Monte Carlo simulation of electromigration phenomena in metallic lines C. Pennetta, L. Reggiani and E. Alfinito arxiv:cond-mat/0110647v1 31 Oct 2001 INFM - National Nanotechnology Laboratory, Dipartimento
More information314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu
314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY 2010 Effects of Warpage on Fatigue Reliability of Solder Bumps: Experimental and Analytical Studies Wei Tan, I. Charles Ume, Ying Hung,
More informationThe Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1
Ročník 2012 Číslo VI The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 1 Department of Microelectronics, Faculty of Electrical Engineering and
More informationUnderstanding Integrated Circuit Package Power Capabilities
Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of National Semiconductor s interface circuits like any integrated circuit is very dependent
More informationTransient Thermal Measurement and Behavior of Integrated Circuits
Transient Thermal Measurement and Behavior of Integrated Circuits Dustin Kendig¹*, Kazuaki Kazawa 1,2, and Ali Shakouri 2 ¹Microsanj LLC 3287 Kifer Rd, Santa Clara, CA 95051, USA ² Birck Nanotechnology
More informationTechnical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010
Technical Notes Introduction Thermal Management for LEDs Poor thermal management can lead to early LED product failure. This Technical Note discusses thermal management techniques and good system design.
More informationNonlinear Time and Temperature Dependent Analysis of the Lead-Free Solder Sealing Ring of a Photonic Switch
Nonlinear Time and Temperature Dependent Analysis of the Lead-Free Solder Sealing Ring of a Photonic Switch J. Lau, Z. Mei, S. Pang, C. Amsden, J. Rayner and S. Pan Agilent Technologies, Inc. 5301 Stevens
More informationFailure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing
Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing Hsiao Hsiang Yao, Alastair David Trigg, and Chai Tai Chong Institute of Microelectronics, A*STAR (Agency for Science,
More informationCyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints
Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints F.X. Che* 1, H.L.J. Pang 2, W.H. Zhu 1 and Anthony Y. S. Sun 1 1 United Test & Assembly Center Ltd. (UTAC) Packaging Analysis &
More informationEffect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air
Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability
More informationFinite element model for evaluation of low-cycle-fatigue life of solder joints in surface mounting power devices
Finite element model for evaluation of low-cycle-fatigue life of solder joints in surface mounting power devices N. Delmonte *1, F. Giuliani 1, M. Bernardoni 2, and P. Cova 1 1 Dipartimento di Ingegneria
More informationPrediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC)
Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC) ZAINUDIN KORNAIN 1, AZMAN JALAR 2,3, SHAHRUM ABDULLAH 3, NOWSHAD
More informationEPC2107 Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap
Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap V DSS, V R DS(on), 9 mω I D,.7 A EFFICIENT POWER CONVERSION HAL Gallium Nitride is grown on Silicon Wafers and processed
More informationADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES
As originally published in the SMTA Proceedings ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES Tiao Zhou, Ph.D. Southern Methodist University Dallas, TX, USA tiaoz@smu.edu Zhenxue Han, Ph.D. University
More informationStatic Electromigration Analysis for On-Chip Signal Interconnects
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 1, JANUARY 2003 39 Static Electromigration Analysis for On-Chip Signal Interconnects David T. Blaauw, Member,
More informationWoon-Seong Kwon Myung-Jin Yim Kyung-Wook Paik
Woon-Seong Kwon e-mail: wskwon@kaist.ac.kr Myung-Jin Yim Kyung-Wook Paik Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejon 305-701, Korea Suk-Jin
More informationTHERMOMECHANICAL ANALYSIS OF ELECTRONIC PACKAGE USING FINITE ELEMENT METHOD
THERMOMECHANICAL ANALYSIS OF ELECTRONIC PACKAGE USING FINITE ELEMENT METHOD N.BhargavaRamudu 1, V. Nithin Kumar Varma 2, P.Ravi kiran 3, T.Venkata Avinash 4, Ch. Mohan Sumanth 5, P.Prasanthi 6 1,2,3,4,5,6
More informationReliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors
Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Satoshi KONDO *, Qiang YU *, Tadahiro SHIBUTANI *, Masaki SHIRATORI * *Department of Mechanical
More informationFatigue Properties of SIP Solder Joints
Fatigue Properties of SIP Solder Joints 12th December 2007 Milos Dusek, Chris Hunt milos.dusek@npl.co.uk chris.hunt@npl.co.uk Presentation: Davide Di Maio Outline Isothermal Fatigue Life Cycling Profile
More informationMechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data
Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Ahmer Syed Amkor Technology Enabling a Microelectronic World Outline Effect of Chip
More informationKey words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution
Solder Joint Reliability Assessment for a High Performance RF Ceramic Package Paul Charbonneau, Hans Ohman, Marc Fortin Sanmina Corporation 500 Palladium Dr. Ottawa, Ontario K2V 1C2 Canada Ph: 613-886-6000;
More informationMean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps
Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps Stephen Gee and Luu Nguyen National Semiconductor M/S 19-100 3875 Kifer Rd. Santa Clara, CA 95051 stephen.gee@nsc.com
More informationAssessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09
Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 1 Introduction Cause of Soft errors a. Ion creates electron hole pairs
More informationNext-Generation Packaging Technology for Space FPGAs
Power Matters. Next-Generation Packaging Technology for Space FPGAs Microsemi Space Forum Russia November 2013 Raymond Kuang Director of Packaging Engineering, SoC Products Group Agenda CCGA (ceramic column
More informationInterconnect Lifetime Prediction for Temperature-Aware Design
Interconnect Lifetime Prediction for Temperature-Aware Design UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS-23-2 NOVEMBER 23 Zhijian Lu, Mircea Stan, John Lach, Kevin Skadron Departments
More informationSTUDY OF THERMAL RESISTANCE MEASUREMENT TECHNIQUES
STUDY OF THERMAL RESISTANCE MEASUREMENT TECHNIQUES The Development of the Next Generation VLSI Technology for Very High Speed Analog Chip Design PROJECT UPDATE Prepared for : Dr. Ronald Carter Dr. W.Alan
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationProcess Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages
Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages K. N. Chiang Associate Professor e-mail: knchiang@pme.nthu.edu.tw C. W. Chang Graduate Student C. T. Lin Graduate Student
More informationAsymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)
More informationElectromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration
Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration Hsiao-Yun Chen,, Chih-Hang Tung, Yi-Li Hsiao, Jyun-lin Wu, Tung-Ching Yeh, Larry Liang-Chen Lin, and Chih Chen 1 Douglas
More informationStudy of Reliability Test Methods for Die-attach Joints on Power Semiconductors
Technology Report Study of Reliability Test Methods for Die-attach Joints on Power Semiconductors Kazunobu Arii, Yuichi Aoki and Kuniaki Takahashi Test Consulting Service Headquarters, ESPEC CORP. Abstract
More informationHeat Sinks and Component Temperature Control
Lecture Notes Heat Sinks and Component Temperature Control Heat Sinks - 1 Need for Component Temperature Control All components, capacitors, inductors and transformers, and semiconductor devices and circuits
More informationChapter 5: Ball Grid Array (BGA)
Chapter 5: Ball Grid Array (BGA) 5.1 Development of the Models The following sequence of pictures explains schematically how the FE-model of the Ball Grid Array (BGA) was developed. Initially a single
More informationWW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201
WW12C, WW08C, WW06C, WW04C, WW02C ±5%, ±1%, ±0.5% Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201 *Contents in this sheet are subject to change without prior notice. Page 1 of 8 ASC_WWxxC_V05
More informationHIGH ENERGY DENSITY CAPACITOR CHARACTERIZATION
GENERAL ATOMICS ENERGY PRODUCTS Engineering Bulletin HIGH ENERGY DENSITY CAPACITOR CHARACTERIZATION Joel Ennis, Xiao Hui Yang, Fred MacDougall, Ken Seal General Atomics Energy Products General Atomics
More informationCMOS device technology has scaled rapidly for nearly. Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 6, JUNE 2005 849 Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects
More informationReliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method
Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Abstract Bump shear is widely used to characterize interface strength of Cu/low-k structure. In this work,
More informationNew Functions. Test mode and Specimen failure. Power cycle test system with thermal analysis capability using structure function.
using structure function. (1) Page 1/5 Test mode and failure There are two modes in a power cycle test: Tj Power cycle that changes the junction temperature (Tj Temperature) inside of the power semiconductor
More informationThermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance
Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Steven Brinser IBM Microelectronics Abstract Thermal characterization of a semiconductor device is
More informationTools for Thermal Analysis: Thermal Test Chips Thomas Tarter Package Science Services LLC
Tools for Thermal Analysis: Thermal Test Chips Thomas Tarter Package Science Services LLC ttarter@pkgscience.com INTRODUCTION Irrespective of if a device gets smaller, larger, hotter or cooler, some method
More informationEE 42/100 Lecture 3: Circuit Elements, Resistive Circuits. Rev D 1/22/2012 (4:19PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 3 p. 1/22 EE 42/100 Lecture 3: Circuit Elements, Resistive Circuits ELECTRONICS Rev D 1/22/2012 (4:19PM) Prof. Ali M. Niknejad University
More informationJournal of Computational Science and Technology
Science and Technology Modeling Electromigration for Microelectronics Design* Xiao ZHU**, Hiren KOTADIA***, Sha XU****, Hua LU**, Samjid MANNAN***, Chris BAILEY** and Yancheong CHAN**** ** School of Computing
More information1. Packaging Outline Dimensions Specifications ) Absolute Maximum Ratings (Ta=25 C)... 4
Table of contents 1. Packaging Outline Dimensions... 3 2. Specifications... 4 1) Absolute Maximum Ratings (Ta=25 C)... 4 2) Typical Electro-Optical Characteristics (Ta=25 C)... 5 3. Product Code & Ranks...
More informationDesign of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002
Design of Power Electronics Reliability: A New, Interdisciplinary Approach M.C. Shaw September 5, 2002 Physics Department California Lutheran University 60 W. Olsen Rd, #3750 Thousand Oaks, CA 91360 (805)
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More information3D Silicon Capacitors
3D Silicon Capacitors Integrated Passive Devices Product Line High Stability Silicon Capacitors Low Profile Silicon Capacitors High Temperature Silicon Capacitors Xtreme Temperature Silicon Capacitors
More informationWhile the finding seems interesting, the manuscript is rejected for the following reasons.
Editorial Note: This manuscript has been previously reviewed at another journal that is not operating a transparent peer review scheme. This document only contains reviewer comments and rebuttal letters
More informationEvaluating Power. Introduction. Power Evaluation. for Altera Devices. Estimating Power Consumption
Evaluating Power for Altera Devices May 1999, ver. 3 Application Note 74 Introduction A critical element of system reliability is the capacity of electronic devices to safely dissipate the heat generated
More informationInterconnect s Role in Deep Submicron. Second class to first class
Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay
More informationBoundary Condition Dependency
Boundary Condition Dependency of Junction to Case Thermal Resistance Introduction The junction to case ( ) thermal resistance of a semiconductor package is a useful and frequently utilized metric in thermal
More informationEffects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 6, JUNE 2001 1065 Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes Hyunsoo Kim, Seong-Ju Park, and Hyunsang Hwang Abstract
More informationThermal aspects of 3D and 2.5D integration
Thermal aspects of 3D and 2.5D integration Herman Oprins Sr. Researcher Thermal Management - imec Co-authors: Vladimir Cherman, Geert Van der Plas, Eric Beyne European 3D Summit 23-25 January 2017 Grenoble,
More informationby M. Kaluza*, I. Papagiannopoulos**, G. De Mey **, V. Chatziathanasiou***, A. Hatzopoulos*** and B. Wiecek*
11 th International Conference on Quantitative InfraRed Thermography Thermographic Measurements of Integrated Spiral Inductors by M. Kaluza*, I. Papagiannopoulos**, G. De Mey **, V. Chatziathanasiou***,
More informationTCAD Modeling of Stress Impact on Performance and Reliability
TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction
More informationLead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors
...BC e3 Lead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors STANDARD ELECTRICAL SPECIFICATIONS TYPE CASE SIZE IMPERIAL CASE SIZE METRIC POWER RATING P 70 W LIMITING ELEMENT VOLTAGE U max.
More informationUNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS OCTOBER 2006
Interconnect Lifetime Prediction with Temporal and Spatial Temperature Gradients for Reliability-Aware Design and Runtime Management: Modeling and Applications UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE
More informationWhite Paper. Temperature Dependence of Electrical Overstress By Craig Hillman, PhD
White Paper Temperature Dependence of Electrical Overstress By Craig Hillman, PhD 1. What is Electrical Overstress (EOS)? Electrical overstress is typically defined as an over voltage or over current event
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationDG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.
Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,
More informationElectrical connection network within an electrically conductive adhesive
Electrical connection network within an electrically conductive adhesive D.Busek, P. Mach Department of Electrotechnology, Faculty of Electrical Engineering Technická 2, 166 27 Prague, Czech Republic,
More informationNegative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ
Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues
More informationAvailable online at ScienceDirect. XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17)
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 74 ( 2014 ) 165 169 XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17) Fatigue of Solder Interconnects
More informationTransient Through-Silicon Hotspot Imaging
Transient Through-Silicon Hotspot Imaging 1 MEPTEC Heat Is On Symposium March 19, 2012 K. Yazawa* Ph.D. Research, Microsanj LLC., D. Kendig (Microsanj), A. Shakouri (Purdue Univ.) Info@microsanj.com +1
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION THERMAL MANAGEMENT OF SURFACE MOUNTED TANTALUM CAPACITORS Ian Salisbury AVX-Kyocera Group Company Paignton, England TQ4 7ER Abstract: This paper covers thermal management of surface
More informationDriving force for diffusion and Fick s laws of diffusion
Driving force for diffusion and Fick s laws of diffusion In the last lecture, it is eplained that diffusion of elements between different blocks is possible because of difference in chemical potential
More information