Study of Electromigration of flip-chip solder joints using Kelvin probes

Size: px
Start display at page:

Download "Study of Electromigration of flip-chip solder joints using Kelvin probes"

Transcription

1 Study of Electromigration of flip-chip solder joints using Kelvin probes Y. W. Chang and Chih Chen National Chiao Tung University, Department of Material Science & Engineering, Hsin-chu 30010, Taiwan, ROC Chih Chen, TEL: (O) ; Fax: Abstract. Kelvin structures with various layouts are employed to detect the change in bump resistance due to void formation and propagation during electromigration in flip-chip solder joints. It is found that the Kelvin structure can sense the highest voltage drop when its voltage probes are placed at the current entrance in the chip side into the bump, and thus it is the most sensitive design to monitor void formation and propagation. When the bump resistance increases 20% of its initial value, the depletion percentage of contact opening ranges from 21.0% to 65.0%, depending on the position of the probe. Keywords: Enter Keywords here. PACS: Replace this text with PACS numbers; choose from this list: INTRODUCTION To meet the relentless drive for miniaturization of portable devices, flip chip technology has been adopted for high-density packaging due to its excellent electrical characteristic and superior heat dissipation capability. As the required performance in microelectronics devices becomes higher, the operation current continues to increase, which causes the current density carried by each solder bump rises dramatically. Electromigration has become an inevitably critical reliability issue in flip-chip solder joints. Two layouts have been used to investigate the electromigration behaviour in flip-chip solder joints, including Daisy chains 3 and Kelvin structures 2,4. Daisy chains structure connects many bumps using chip and substrate metallization alternately to connect adjacent bumps. It may provide statistical results on electromigration failure, since a large number of bumps can be stressed in the same time. Yet, it is not sensitive at all to detect subtle resistance changes due to void formation or microstructure changes in solder bumps. This is because that the resistance of the chip and substrate metallization is much higher than that of the solder bumps. Kelvin structures constitute four probes, in which two of them are employed to measure the voltage drop across a solder bump. Our previous results show that the resistance change due to void formation in the initial stage is less than 1 m. 4-5 In contrast, the typical resistance for a Daisy chains structure is of the order of few Ohms and noise from the temperature

2 fluctuation may overwhelm the resistance increase attributed to the void formation and propagation. Thus, it lacks sensitivity on the void formation or subtle microstructure changes. e - (a) Daisy chain structure V I e - (b) Kelvin structure FIGURE 1. (a) Daisy chain structure (b) Kelvin structure Therefore, Kelvin structure appears to be a very promising approach to study electromigration. They have been implemented in solder joints to monitor the electromigration behaviour. 2,4,6 In addition, geometrical effect of bump resistance measured by Kelvin probes has been investigated experimentally and by simulation. 7 However, the change in bump resistance due to void propagation is not clear using different layouts of Kelvin structure. In particular, the two probes sensing the voltage drop can locate at various positions of the periphery of the bump, and thus the measured resistance changes due to void formation may vary with the design of the probes. Such an issue has not been addressed so far. EXPERIMENTAL PROCEDURE To examine how the location of Kelvin probes affects the measured resistance of solder bumps, four layouts of Kelvin structure were examined. Figure 2(a) shows one of the layouts, which matched the real solder joints with four-probe Kelvin structure. 7 The Al trace was 1.5 μm thick and 100 μm wide. Eutectic SnPb solder and under-bump-metallization (UBM) of 0.5-μm Ti/5-μm Cu/ 3-μm Ni were adopted. The two probes for applying current and the two probes for sensing the voltage drop are labeled in the figure. The voltage distribution is also shown in the figure with an applied current stress of 0.8 A. To obtain the bump resistance using Kelvin structure,

3 the voltage along part of the peripheries of the circular Al pad and the Cu pad were extracted. (a) Plan view b1 t1 b2 t2 b3 t3 b4 n1 n2 n3 n4 n5 n6 (b) Cross section view b1 t1 b2 t2 b3 t3 b4 FR5 Hot plate n1 n2 n3 n4 n5 n6 I meter Total V meter e - b3 V meter Al 1.5μm Cu 5μm Ni 3μm Ni 3 Sn 4 1μm 140 μm 85 μm 120 μm (c) e-snpb 25μm 280 μm Electroless Ni 5μm Cu 30μm FIGURE 2. (c) Cross section view of a single bump (a) Plan view (b) Cross section view (c) Cross section view of a single bump The bump resistance R bump in this letter is denoted as: R bump V top bottom,max (1) I total V V I total

4 Where V top is the voltage obtained from the top Al pad at a specific angle, V bottom,max is maximum voltage value obtained from the bottom Cu pad, and I total is the total current applied in the simulation model. Since the bump resistance was calculated from the voltage drop divided by the applied current, the measured bump resistance is proportional to the measured voltage drop. 180 A B O A 90 A O B (a) B - (b) FIGURE 3. (a) Voltage distribution in the solder joint with a Kelvin structure. The possible positions for the voltage probe on the chip side are also shown in the figure, including 0, 45, 90, and 180. (b) Cross section view of all different stages Nevertheless, the trend reverses in terms of the percentage in voltage increase. Figure 5(b) shows the percentage increase in the measured voltage. The percentage in bump resistance change, R bump (%), can be expressed as R R bump bump, initial R (%) 100 bump (2) R bump, initial

5 RESULT AND DISCUSSION Figures 5(a) and 5(b) show the voltage distributions along the A-A -A arc in the Al pad and along the B-B -B arc in the Cu pad, respectively. The voltage ranges from -8.0 mv to -0.6 mv along the A-A -A arc of the Al pad; while it varies from mv to mv along the B-B -B arc of the Cu pad. The voltage distributions on the left-hand side of both curves show abrupt changes, which is attributed to the fact that current crowding effect occurs seriously on the left-hand side of the joints. 8 (a)stage 0:R = R (b)stage 1:R = R (c)stage 2:R = R (d)stage 3:R = R (e)stage 4:R = R (f)stage 5:R = R FIGURE (mv) (a) ~ (f) The voltage distribution of six different stages Since the voltage distributions are not uniform on both Al and Cu pads, the voltage drop detected by Kelvin probes may vary with difference probe layouts, causing the measured bump resistance to differ with different probe layouts. Furthermore, the voltage variation on the Al pad may be over 3 mv at different positions; whereas it is only less than 0.3 mv on the Cu pad, which means that the position of the voltage probe on the Al pad plays a crucial role on the measured bump resistance. Therefore,

6 only the position of the voltage probe on the Al pad was changed in this study. The position of the voltage probe on the Cu pad was fixed, as shown in Figure 3(a). (a) A A A B B B (b) FIGURE 5. (a) The voltage profile along the A-A -A arc in the chip side. (b) The voltage profile along the B-B -B arc in the substrate side. To investigate how the void propagation influences the bump resistance by simulation, a series of models with various sizes of voids were constructed. Figures 3(b) illustrate the cross-sectional view of the solder joints for five of the constructed 29 models. Pancake-type voids were assumed to propagate along the interface between Ni 3 Sn 4 intermetallic compound (IMC) and eutectic SnPb solder. The depletion percentage of the UBM opening is 0%, 6.1%, 20.0%, 50.0%, and 75.0%, respectively, for the five models. As voids form and propagate, more current was forced to drift longer to the right side along the Al pad and the UBM layer, causing the voltage to redistribute. It is found that different layouts of Kelvin probes detect different resistance increases even for the same void size. Figure 6(a) and 6(b) depicts the measured voltage drop as a function of depletion percentage of the UBM opening when the voltage probe was placed at 0, 45, 90, and 180 positions in Figure 2(a). The mean voltage at each position was obtained by averaging its neighboring values within 10 m. The results indicate that the Kelvin structure detects a higher voltage increase when the voltage probe was placed at 0, which was the entrance point of electron flow. For example, when the void depleted 50% of the UBM opening, the voltage increase detected by the four layouts is 0.97 mv, 0.83mV, 0.60 mv, and 0.38 mv, respectively. It is concluded that the probe would sense higher voltage changes upon placing the voltage probe closer to the current crowding region for the same size of void. This is because higher current passage will render higher voltage drop for a given resistance increase. Since there is a current feeding line at position 0, a voltage probe cannot be fabricated there. It is suggested to add the voltage probe on the current feeding line, slightly away from the bump. Although some of the Al-line resistance would be included for the measurement by this layout, it would be the most sensitive method to detect the resistance change due to void formation.

7 (a) (b) FIGURE 6. (a) The difference of delta voltage (b) Variation of voltage Where R bump,initial is the bump resistance before current stressing. As the voltage probe moved far away from the current crowding region, the percentage increase in bump resistance due to the same void size is higher. This is attributed to the fact that the initial bump resistance is much lower as the probe moves away from the current crowding region. The bump resistances are 9.2, 3.5, 0.5, and 0.4 m for the probes at 0, 45, 90, and 180, respectively. As voids form, although the probe at position 180 would sense smaller voltage drop than that at 0, its percentage increase in bump

8 resistance would become higher than that of 0 because it is normalized to its initial resistance. It is noteworthy that the percentage change in bump resistance rises abruptly at later stages of electromigration using the probes far away from the current entrance point. For example, with the use of the probe at 180, the percentage of bump resistance increases rapidly when the depletion area is larger than half of UBM opening. It can be as large as 900% when the voids deplete about 89% of the UBM opening; whereas only a 100% increase is detected by the probe at 45. This is because the effective conduction area is pushed forward to the right-hand side in Fig. 2, which is located at 180 position in Fig. 1(a). More current was forced to drift longer in the Al pad and in the UBM as the voids grow bigger. Thus, the probe at 180 would sense a dramatic increase in voltage after voids depletes about 60 % of the UBM opening, as shown in Fig. 3(a). Therefore, compared with the probes near 0 position, the probe at 180 position would detect a much higher percentage increase in bump resistance for the same size of voids. The above results may provide a new criterion for electromigration failure in the flip-chip solder joints. In Al and Cu interconnects for microelectronic devices, failure criterion for electromigration is often defined when their resistances reach 1.2 times (20% increase) of their initial values. Figure 6 shows the magnified figure for the initial stage of electromigration up to 25% resistance increase in Figure 6. When the bump resistance increases 20% of its initial value, the depletion percentage of UBM opening is only 21.0%, 22.0%, 39.0%, and 65.0% with the Kelvin probe measured at 180, 90, 45, and 0, respectively. Yet, in most of the recent studies for solder joint electromigration, failure was taken when open-circuit occurred. Moreover, it is reported that degradation of Al trace often takes place at later stages of electromigration of solder joints. 9 Damage may also occur in other components rather than the solder bump itself. Therefore, this new failure criterion using Kelvin structure may provide a better way to measure mean-time-to-failure, and thus may facilitate the measurement of activation energy for electromigration failure in solder bumps. In summary, effect of void formation and propagation on bump resistance due to electromigration in flip-chip solder joints has been investigated using Kelvin structures with various layouts. The Kelvin structure can sense the highest voltage drop when its voltage probes are positioned at the current entrance into the bump in the chip side, whereas it only detects about a quarter of the voltage drop with the probes far away from the current entrance for the same size of voids. Therefore, the Kelvin structures with the probes near the current entrance have higher sensitivity on void formation. When the bump resistance increases 20% of its initial value, the depletion percentage of UBM opening is only 21.0%, 22.0%, 39.0%, and 65.0% with the Kelvin probe measured at 180, 90, 45, and 0, respectively. The results may provide a new failure criterion for electromigration test for flip-chip solder joints.

9 ACKNOWLEDGMENTS The authors would like to thank the National Science Council of the Republic of China for financial support through Grant No. NSC E In addition, assistance from the simulation facility of the National Center for High-performance Computing (NCHC) in Taiwan is highly appreciated. REFERENCES 1. K. N. Tu, J. Appl. Phys., 94, 5451 (2003). 2. S.L. Wright, R. Polastre, H. Gan, L.P. Buchwalter, R. Horton, P.S. Andry, E. Sprogis**, C. Patel, C. Tsang, J. Knickerbocker, J.R. Lloyd, A. Sharma, M.S. Sri-Jayantha, Proceeding of Electronic Components and Technology Conference, IEEE Components, Packaging, and Manufacturing Technology Society, San Diego, CA, 633 (2006). 3. Annie T. Huang, A. M. Gusak, K. N. Tu, and Y-S Lai, Appl. Phys. Lett., 88, (2006). 4. Y. W. Chang, S.W. Liang, and Chih Chen, Appl. Phys. Lett., 89, (2006). 5. S. W. Liang, Y. W. Chang, T. L. Shao, Chih Chen, and K. N. Tu, Appl. Phys. Lett. 89, (2006). 6. S. N. Gee, N. Kelkar, J. Huang, and K. N. Tu, Proceedings of IPACK 2005 ASME InterPACK, San Francisco, California, USA. 7. S. W. Liang, Y.W. Chang, and Chih Chen, J. Electron. Mater. 35(8), 1647 (2006). 8. E. C. C. Yeh, W.J. Choi, and K.N. Tu, Appl. Phys. Lett., 80(4), 580, (2002) 9. S. W. Liang, S. H. Chiu, and Chih Chen, Appl. Phys. Lett., 90, (2007) I

Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints

Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints Advances in Materials Research, Vol. 1, No. 1 (2012) 83-92 83 Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints Hsiao-Yun Chen, Min-Feng Ku and Chih Chen* Department

More information

Electromigration issues in lead-free solder joints

Electromigration issues in lead-free solder joints J Mater Sci: Mater Electron (2007) 18:259 268 DOI 10.1007/s10854-006-9020-8 Electromigration issues in lead-free solder joints Chih Chen Æ S. W. Liang Published online: 8 September 2006 Ó Springer Science+Business

More information

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints Dan Yang and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, 83 Tat Chee Avenue, Kowloon,

More information

Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration

Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration Hsiao-Yun Chen,, Chih-Hang Tung, Yi-Li Hsiao, Jyun-lin Wu, Tung-Ching Yeh, Larry Liang-Chen Lin, and Chih Chen 1 Douglas

More information

Assessment of Current Density Singularity in Electromigration of Solder Bumps

Assessment of Current Density Singularity in Electromigration of Solder Bumps Assessment of Current Density Singularity in Electromigration of Solder Bumps Pridhvi Dandu and Xuejun Fan Department of Mechanical Engineering Lamar University PO Box 10028, Beaumont, TX 77710, USA Tel:

More information

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr Stress in Flip-Chip Bumps due to Package Warpage -- Matt Pharr Introduction As the size of microelectronic devices continues to decrease, interconnects in the devices are scaling down correspondingly.

More information

Deformation of solder joint under current stressing and numerical simulation II

Deformation of solder joint under current stressing and numerical simulation II International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,

More information

Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing

Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing Hsiao Hsiang Yao, Alastair David Trigg, and Chai Tai Chong Institute of Microelectronics, A*STAR (Agency for Science,

More information

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs)

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Manuscript for Review Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Journal: Electronics Letters Manuscript ID: draft Manuscript Type: Letter

More information

Mechanical Implications of High Current Densities in Flip-chip Solder Joints

Mechanical Implications of High Current Densities in Flip-chip Solder Joints Mechanical Implications of High Current Densities in Flip-chip Solder Joints HUA YE, CEMAL BASARAN AND DOUGLAS C. HOPKINS UB Electronic Packaging Laboratory University at Buffalo, SUNY Buffalo, NY 14260

More information

Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps

Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps Stephen Gee and Luu Nguyen National Semiconductor M/S 19-100 3875 Kifer Rd. Santa Clara, CA 95051 stephen.gee@nsc.com

More information

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging Chih-Tang Peng 1, Chang-Ming Liu 1, Ji-Cheng Lin 1, Kuo-Ning Chiang E-Mail: Knchiang@pme.nthu.edu.tw Department

More information

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Dan Yang, M. O. Alam, B. Y. Wu and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon

More information

Tin Whisker Growth Induced by High Electron Current Density

Tin Whisker Growth Induced by High Electron Current Density Journal of ELECTRONIC MATERIALS, Vol. 37, No. 1, 2008 DOI: 10.1007/s11664-007-0219-0 Ó 2007 TMS Special Issue Paper Tin Whisker Growth Induced by High Electron Current Density Y.W. LIN, 1 YI-SHAO LAI,

More information

1 INTRODUCTION 2 SAMPLE PREPARATIONS

1 INTRODUCTION 2 SAMPLE PREPARATIONS Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using

More information

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability

More information

Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study

Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study Wei Yao 1 and Cemal Basaran 1* 1 Electronic Packaging Laboratory, University at Buffalo, The State

More information

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package 2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi

More information

Journal of Chemical and Pharmaceutical Research, 2014, 6(2): Research Article

Journal of Chemical and Pharmaceutical Research, 2014, 6(2): Research Article Available online www.jocpr.co Journal of Cheical and Pharaceutical Research, 214, 6(2):77-82 Research Article ISSN : 975-7384 CODEN(USA) : JCPRC5 Design of experients of electroigration reliability for

More information

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution

More information

Especial Bump Bonding Technique for Silicon Pixel Detectors

Especial Bump Bonding Technique for Silicon Pixel Detectors Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain Outline Motivation Summary of bump bonding

More information

Electromigration time to failure of SnAgCuNi solder joints

Electromigration time to failure of SnAgCuNi solder joints JOURNAL OF APPLIED PHYSICS 106, 013707 2009 Electromigration time to failure of SnAgCuNi solder joints Cemal Basaran, 1,a Shidong Li, 1 Douglas C. Hopkins, 1 and Damien Veychard 2 1 Electronic Packaging

More information

Supplementary Information for On-chip cooling by superlattice based thin-film thermoelectrics

Supplementary Information for On-chip cooling by superlattice based thin-film thermoelectrics Supplementary Information for On-chip cooling by superlattice based thin-film thermoelectrics Table S1 Comparison of cooling performance of various thermoelectric (TE) materials and device architectures

More information

Impact of Lead Free Solders on MLC Flex Capabilities

Impact of Lead Free Solders on MLC Flex Capabilities Impact of Lead Free Solders on MLC Flex Capabilities Ken Lai 1, Edward Chen 2, John Prymak 3, Mike Prevallet 4 KEMET Electronics Asia Ltd. 1,2 / KEMET Electronics Corp. 3,4 3-4F, No. 148, Section 14, Chung-Hsaio

More information

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints F.X. Che* 1, H.L.J. Pang 2, W.H. Zhu 1 and Anthony Y. S. Sun 1 1 United Test & Assembly Center Ltd. (UTAC) Packaging Analysis &

More information

CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading

CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading, Michael Osterman, and Michael Pecht Center for Advanced Life Cycle Engineering (CALCE) University of Maryland College Park,

More information

The Effect of Flux on the Wetting of Autocatalytic Ni-Cu-P by In-Sn Solder

The Effect of Flux on the Wetting of Autocatalytic Ni-Cu-P by In-Sn Solder The Effect of Flux on the Wetting of Autocatalytic Ni-Cu-P by In-Sn Solder The Effect of Flux on the Wetting of Autocatalytic Ni-Cu-P by In-Sn Solder Kwang-Lung Lin and Chun-Jen Chen Department of Materials

More information

Low Temperature Bonding of Pd/Ni Assembly for Hydrogen Purifier

Low Temperature Bonding of Pd/Ni Assembly for Hydrogen Purifier Proceedings of the 2 nd World Congress on Mechanical, Chemical, and Material Engineering (MCM'16) Budapest, Hungary August 22 23, 2016 Paper No. MMME 103 DOI: 10.11159/mmme16.103 Low Temperature Bonding

More information

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 1 Introduction Cause of Soft errors a. Ion creates electron hole pairs

More information

Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers

Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Zhenbang Yuan a, Jingwei Wang b, Di Wu c, Xu Chen a, Xingsheng Liu b,c a School of Chemical Engineering & Technology of

More information

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE JEROEN JALINK 8 JUNI 2016 MICROELECTRONICS RELIABILITY 54 (2014) 1988 1994 Contents Introduction NXP Package form factor Failure mechanism

More information

Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions

Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions Journal of ELECTRONIC MATERIALS, Vol. 33, No. 4, 2004 Regular Issue Paper Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions T.H. CHUANG, 1,2 K.W. HUANG, 1 and W.H.

More information

Next-Generation Packaging Technology for Space FPGAs

Next-Generation Packaging Technology for Space FPGAs Power Matters. Next-Generation Packaging Technology for Space FPGAs Microsemi Space Forum Russia November 2013 Raymond Kuang Director of Packaging Engineering, SoC Products Group Agenda CCGA (ceramic column

More information

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Abstract Bump shear is widely used to characterize interface strength of Cu/low-k structure. In this work,

More information

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik Nano Packaging and Interconnect

More information

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using

More information

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)

More information

A Numerical Approach Towards the Correlation Between Ball Impact Test and Drop Reliability

A Numerical Approach Towards the Correlation Between Ball Impact Test and Drop Reliability A Numerical Approach Towards the Correlation Between Ball Impact Test and Drop Reliability Chang-Lin Yeh*, Yi-Shao Lai Stress-Reliability Lab, Advanced Semiconductor Engineering, Inc. 26 Chin 3 rd Rd.,

More information

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor 2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,

More information

Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes

Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 6, JUNE 2001 1065 Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes Hyunsoo Kim, Seong-Ju Park, and Hyunsang Hwang Abstract

More information

Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging

Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging Journal of Alloys and Compounds 407 (2006) 208 214 Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging

More information

Reliability analysis of different structure parameters of PCBA under drop impact

Reliability analysis of different structure parameters of PCBA under drop impact Journal of Physics: Conference Series PAPER OPEN ACCESS Reliability analysis of different structure parameters of PCBA under drop impact To cite this article: P S Liu et al 2018 J. Phys.: Conf. Ser. 986

More information

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz Delamination Modeling for Power Packages and Modules Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz The Micro Materials Center @ Virtual Prototyping Finite Element

More information

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Satoshi KONDO *, Qiang YU *, Tadahiro SHIBUTANI *, Masaki SHIRATORI * *Department of Mechanical

More information

TTC-1001 Thermal Test Chip Application Information

TTC-1001 Thermal Test Chip Application Information TTC-1001 Thermal Test Chip Application Information Thermal Engineeringa Associates 3287 Kifer Road Santa Clara, CA 95051 Tel: 650-961-5900 Email: info@thermenger.com www.thermengr.com Rev. 4 160125 TTC-1001

More information

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 Ročník 2012 Číslo VI The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 1 Department of Microelectronics, Faculty of Electrical Engineering and

More information

450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017

450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017 450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017 Effects of Thermocompression Bonding Parameters on Cu Pillar/Sn-Ag Microbump Solder Joint Morphology

More information

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution

More information

2W, 2816, SL Type Low Resistance Chip Resistor (Lead / Halogen Free)

2W, 2816, SL Type Low Resistance Chip Resistor (Lead / Halogen Free) 2W, 2816, SL Type (Lead / Halogen Free) 1. Scope This specification applies to 4.2mm x 7.1mm size 2W, fixed metal foil current sensing resistors used in electronic equipment. 2. Features / Applications

More information

Impact of Uneven Solder Thickness on IGBT Substrate Reliability

Impact of Uneven Solder Thickness on IGBT Substrate Reliability Impact of Uneven Solder Thickness on IGBT Substrate Reliability Hua Lu a, Chris Bailey a, Liam Mills b a Department of Mathematical Sciences, University of Greenwich 30 Park Row, London, SE10 9LS, UK b

More information

Understanding Integrated Circuit Package Power Capabilities

Understanding Integrated Circuit Package Power Capabilities Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of National Semiconductor s interface circuits like any integrated circuit is very dependent

More information

TECHNICAL INFORMATION

TECHNICAL INFORMATION TECHNICAL INFORMATION THERMAL MANAGEMENT OF SURFACE MOUNTED TANTALUM CAPACITORS Ian Salisbury AVX-Kyocera Group Company Paignton, England TQ4 7ER Abstract: This paper covers thermal management of surface

More information

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages K. N. Chiang Associate Professor e-mail: knchiang@pme.nthu.edu.tw C. W. Chang Graduate Student C. T. Lin Graduate Student

More information

GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES

GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES SHENG F. YEN 1, HAROON LAIS 1, ZHEN YU 1, SHENGDONG LI 1, WILLIAM C. TANG 1,2, AND PETER J. BURKE 1,2 1 Electrical Engineering

More information

SIMULTANEOUS SWITCHING NOISE MITIGATION CAPABILITY WITH LOW PARASITIC EFFECT USING APERIODIC HIGH-IMPEDANCE SURFACE STRUCTURE

SIMULTANEOUS SWITCHING NOISE MITIGATION CAPABILITY WITH LOW PARASITIC EFFECT USING APERIODIC HIGH-IMPEDANCE SURFACE STRUCTURE Progress In Electromagnetics Research Letters, Vol. 4, 149 158, 2008 SIMULTANEOUS SWITCHING NOISE MITIGATION CAPABILITY WITH LOW PARASITIC EFFECT USING APERIODIC HIGH-IMPEDANCE SURFACE STRUCTURE C.-S.

More information

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution

More information

Fatigue Properties of SIP Solder Joints

Fatigue Properties of SIP Solder Joints Fatigue Properties of SIP Solder Joints 12th December 2007 Milos Dusek, Chris Hunt milos.dusek@npl.co.uk chris.hunt@npl.co.uk Presentation: Davide Di Maio Outline Isothermal Fatigue Life Cycling Profile

More information

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:

More information

Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance

Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Steven Brinser IBM Microelectronics Abstract Thermal characterization of a semiconductor device is

More information

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012 884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO., MAY 212 Ultrasonic Bonding of Anisotropic Conductive Films Containing Ultrafine Solder Balls for High-Power and

More information

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger XPS/UPS and EFM Brent Gila XPS/UPS Ryan Davies EFM Andy Gerger XPS/ESCA X-ray photoelectron spectroscopy (XPS) also called Electron Spectroscopy for Chemical Analysis (ESCA) is a chemical surface analysis

More information

Thermal Management of SMT LED Application Note

Thermal Management of SMT LED Application Note hermal Management of SM LED Application Note Introduction o achieve reliability and optimal performance of LED Light sources a proper thermal management design is necessary. Like all electronic components,

More information

MICROCSP is an ADI wafer level chip scale package, the

MICROCSP is an ADI wafer level chip scale package, the IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 28, NO. 3, SEPTEMBER 2005 441 Effect of Geometry and Temperature Cycle on the Reliability of WLCSP Solder Joints Satish C. Chaparala, Brian

More information

Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes

Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes Journal of ELECTRONIC MATERIALS, Vol. 33, No. 9, 2004 Regular Issue Paper Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes HSING-FEI

More information

A study of forming pressure in the tube-hydroforming process

A study of forming pressure in the tube-hydroforming process Journal of Materials Processing Technology 192 19 (2007) 404 409 A study of forming pressure in the tube-hydroforming process Fuh-Kuo Chen, Shao-Jun Wang, Ray-Hau Lin Department of Mechanical Engineering,

More information

THE HOT-SPOT PHENOMENON AND ITS COUNTERMEASURES IN BIPOLAR POWER TRANSISTORS BY ANALYTICAL ELECTRO- THERMAL SIMULATION

THE HOT-SPOT PHENOMENON AND ITS COUNTERMEASURES IN BIPOLAR POWER TRANSISTORS BY ANALYTICAL ELECTRO- THERMAL SIMULATION Nice, Côte d Azur, France, 27-29 September 2006 THE HOT-SPOT PHENOMENON AND ITS COUNTERMEASURES IN BIPOLAR POWER TRANSISTORS BY ANALYTICAL ELECTRO- THERMAL SIMULATION Fabio Stefani, Paolo Emilio Bagnoli

More information

The Stress Field Characteristics in the Surface Mount Solder Joints under Temperature Cycling: Temperature Effect and Its Evaluation

The Stress Field Characteristics in the Surface Mount Solder Joints under Temperature Cycling: Temperature Effect and Its Evaluation SUPPLEMENT TO THE WELDING JOURNL, JUNE 2002 Sponsored by the merican Welding Society and the Welding Research Council The Stress Field Characteristics in the Surface Mount Solder Joints under Temperature

More information

Lead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors

Lead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors ...BC e3 Lead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors STANDARD ELECTRICAL SPECIFICATIONS TYPE CASE SIZE IMPERIAL CASE SIZE METRIC POWER RATING P 70 W LIMITING ELEMENT VOLTAGE U max.

More information

Fluxless Soldering in Activated Hydrogen Atmosphere

Fluxless Soldering in Activated Hydrogen Atmosphere Fluxless Soldering in Activated Hydrogen Atmosphere C. Christine Dong1*, Richard E. Patrick1, Russell A. Siminski 1, and Tim Bao 2 1 Air Products and Chemicals, Allentown, PA 18195-1501, USA 2 Air Products

More information

A Guide to Board Layout for Best Thermal Resistance for Exposed Packages

A Guide to Board Layout for Best Thermal Resistance for Exposed Packages A Guide to Board Layout for Best Thermal Resistance for Exposed Packages Table of Contents 1.0 Abstract... 2 2.0 Introduction... 2 3.0 DOE of PCB (Printed Circuit Board) Design... 2 4.0 Test Methodology...

More information

Understanding Integrated Circuit Package Power Capabilities

Understanding Integrated Circuit Package Power Capabilities Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of s interface circuits, like any integrated circuit, is very dependent on its environmental

More information

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications 2017 IEEE 67th Electronic Components and Technology Conference Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications Qinghua Zeng, Yong Guan,

More information

arxiv:cond-mat/ v1 31 Oct 2001

arxiv:cond-mat/ v1 31 Oct 2001 Monte Carlo simulation of electromigration phenomena in metallic lines C. Pennetta, L. Reggiani and E. Alfinito arxiv:cond-mat/0110647v1 31 Oct 2001 INFM - National Nanotechnology Laboratory, Dipartimento

More information

A Modeling Study of Electrical Characteristics of Anisotropic Conductive Film Adhesives

A Modeling Study of Electrical Characteristics of Anisotropic Conductive Film Adhesives Excerpt from the Proceedings of the COMSOL Conference 2008 Boston A Modeling Study of Electrical Characteristics of Anisotropic Conductive Film Adhesives Ranjith Divigalpitiya 3M Canada Laboratory 3M Canada

More information

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide ARTICLE IN PRESS Journal of Physics and Chemistry of Solids 69 (2008) 555 560 www.elsevier.com/locate/jpcs Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide Jun Wu a,, Ying-Lang

More information

Finite element model for evaluation of low-cycle-fatigue life of solder joints in surface mounting power devices

Finite element model for evaluation of low-cycle-fatigue life of solder joints in surface mounting power devices Finite element model for evaluation of low-cycle-fatigue life of solder joints in surface mounting power devices N. Delmonte *1, F. Giuliani 1, M. Bernardoni 2, and P. Cova 1 1 Dipartimento di Ingegneria

More information

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, 13 [Technical Paper] Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Mutsumi Masumoto*, Yoshiyuki Arai*, **,

More information

Chapter 5: Ball Grid Array (BGA)

Chapter 5: Ball Grid Array (BGA) Chapter 5: Ball Grid Array (BGA) 5.1 Development of the Models The following sequence of pictures explains schematically how the FE-model of the Ball Grid Array (BGA) was developed. Initially a single

More information

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Ahmer Syed Amkor Technology Enabling a Microelectronic World Outline Effect of Chip

More information

PRODUCT yield plays a critical role in determining the

PRODUCT yield plays a critical role in determining the 140 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 18, NO. 1, FEBRUARY 2005 Monitoring Defects in IC Fabrication Using a Hotelling T 2 Control Chart Lee-Ing Tong, Chung-Ho Wang, and Chih-Li Huang

More information

Journal of Computational Science and Technology

Journal of Computational Science and Technology Science and Technology Modeling Electromigration for Microelectronics Design* Xiao ZHU**, Hiren KOTADIA***, Sha XU****, Hua LU**, Samjid MANNAN***, Chris BAILEY** and Yancheong CHAN**** ** School of Computing

More information

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution Solder Joint Reliability Assessment for a High Performance RF Ceramic Package Paul Charbonneau, Hans Ohman, Marc Fortin Sanmina Corporation 500 Palladium Dr. Ottawa, Ontario K2V 1C2 Canada Ph: 613-886-6000;

More information

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF SYMBOLS ii iii iv v vi vii

More information

Solder Self-assembly for MEMS

Solder Self-assembly for MEMS Solder Self-assembly for MEMS Kevin F. Harsh, Ronda S. Irwin and Y. C. Lee NSF Center for Advanced Manufacturing and Packaging of Microwave, Optical and Digital Electronics, Department of Mechanical Engineering

More information

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu 314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY 2010 Effects of Warpage on Fatigue Reliability of Solder Bumps: Experimental and Analytical Studies Wei Tan, I. Charles Ume, Ying Hung,

More information

TCAD Modeling of Stress Impact on Performance and Reliability

TCAD Modeling of Stress Impact on Performance and Reliability TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction

More information

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias As originally published in the IPC APEX EXPO Conference Proceedings. Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias Yan Ning, Michael H. Azarian, and Michael

More information

Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design

Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design Tamkang Journal of Science and Engineering, Vol. 12, No. 4, pp. 399 407 (2009) 399 Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System

More information

Woon-Seong Kwon Myung-Jin Yim Kyung-Wook Paik

Woon-Seong Kwon   Myung-Jin Yim Kyung-Wook Paik Woon-Seong Kwon e-mail: wskwon@kaist.ac.kr Myung-Jin Yim Kyung-Wook Paik Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejon 305-701, Korea Suk-Jin

More information

Life and Reliability Evaluation of High-Power LED under Thermal Environment

Life and Reliability Evaluation of High-Power LED under Thermal Environment J Jpn Ind Manage Assoc 67, 181-186, 2016 Original Paper Life and Reliability Evaluation of High-Power LED under Thermal Environment Yao HSU 1, Wen-Fang WU 2, Ching-Cheng ZOU 3 Abstract: Finite element

More information

A Note on Suhir s Solution of Thermal Stresses for a Die-Substrate Assembly

A Note on Suhir s Solution of Thermal Stresses for a Die-Substrate Assembly M. Y. Tsai e-mail: mytsai@mail.cgu.edu.tw C. H. Hsu C. N. Han Department of Mechanical Engineering, Chang Gung University, Kwei-Shan, Tao-Yuan, Taiwan 333, ROC A Note on Suhir s Solution of Thermal Stresses

More information

Computer Simulation of ElectroMigration in Microelectronics Interconnect

Computer Simulation of ElectroMigration in Microelectronics Interconnect Computer Simulation of ElectroMigration in Microelectronics Interconnect by Xiaoxin Zhu Centre of Numerical Modelling and Process Analysis, School of Computing and Mathematical Sciences,The University

More information

Electrical Characterization of 3D Through-Silicon-Vias

Electrical Characterization of 3D Through-Silicon-Vias Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:

More information

Chip Inductors. LCCM Series Chip Common Mode Filter FEATURES CONSTRUCTION

Chip Inductors. LCCM Series Chip Common Mode Filter FEATURES CONSTRUCTION FEATURES Small wire wound chip inductor with ferrite core and 2 common mode lines. Highly effective in noise suppression High common-mode impedance at noise band an low differential mode impedance at signal

More information

Design Guidelines for SFT Chipsets Assembly

Design Guidelines for SFT Chipsets Assembly Design Guidelines for SFT Chipsets Assembly SFT-10 SFT-16 SFT-20 Table of Contents 1. Design Guidelines 2 1.1 Electrical Insulation 2 1.2 Thermal Management 3 2. Available Reference Designs for Thermal

More information

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products August 2012 FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products Features 1.2 V to 5.5 V Input Voltage Operating Range Typical R DS(ON) : - 30 mω at V IN =5.5 V - 35 mω at V IN =3.3 V ESD Protected:

More information

No. 3, Gongye E. 3rd Road, Hsinchu Science Park, Hsinchu 30075, Taiwan TEL: Lextar.com PC30H08 V3. Product Specification

No. 3, Gongye E. 3rd Road, Hsinchu Science Park, Hsinchu 30075, Taiwan TEL: Lextar.com PC30H08 V3. Product Specification Lextar.com PC30H08 V3 Product Specification Approval Sheet PC30H08 V3 Product Specification Product White SMD LED Part Number PC30H08 V3 Issue Date 2015/12/22 Feature White SMD LED (L x W x H) of 3.0 x

More information

Fabrication and Characterization of High Performance Micro Impedance Inclinometer

Fabrication and Characterization of High Performance Micro Impedance Inclinometer Fabrication and Characterization of High Performance Micro Impedance Inclinometer Chia-Yen Lee Department of Vehicle Engineering National Pingtung University of Science and Technology, Pingtung, Taiwan

More information

Optimization of Johnson-Cook Constitutive Model for Lead-free Solder Using Genetic Algorithm and Finite Element Simulations

Optimization of Johnson-Cook Constitutive Model for Lead-free Solder Using Genetic Algorithm and Finite Element Simulations Copyright 2014 Tech Science Press CMC, vol.40, no.3, pp.165-178, 2014 Optimization of Johnson-Cook Constitutive Model for Lead-free Solder Using Genetic Algorithm and Finite Element Simulations D.S. Liu

More information

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis M. Jagadesh Kumar and C. Linga Reddy, "A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis", IEEE Trans. on Electron Devices, Vol.50, pp.1690-1693,

More information