Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration

Size: px
Start display at page:

Download "Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration"

Transcription

1 Electromigration Immortality of Purely Intermetallic Micro -bump for 3D Integration Hsiao-Yun Chen,, Chih-Hang Tung, Yi-Li Hsiao, Jyun-lin Wu, Tung-Ching Yeh, Larry Liang-Chen Lin, and Chih Chen 1 Douglas Cheng-Hua Yu, TSMC R & D, Taiwan Semiconductor Manufacturing Company, Hsinchu 30844, Taiwan, R.O.C. 1 Department of Materials Science and Engineering, National Chiao Tung University, Taiwan, R.O.C. chtungc@tsmc.com, Abstract The progress of three-dimensional integrated circuit (3D IC) micro-bump joining technology has led to an increased volume fraction of intermetallics (IMC) in the post reflow joints, to an extent that a solder micro-bump may consist almost entirely of IMCs. Therefore, the current carrying capability and electromigration (EM) life time of the purely IMC micro-joint needs to be understood as functions of stressing conditions and degradation mechanisms. Superior EM performance and robustness of IMC joints is demonstrated with no resistance fluctuation under ultra-high stressing condition for over 9000 hrs while solder microbumps led to an open failure within 500 hrs. At least an order of magnitude greater current carrying capability of IMC micro-joint compared with solder micro-joint is observed experimentally. The observed degradation mechanism is void formation within Al trace rather than damage inside IMC joint. IMC joint is not the EM reliability bottle neck of the test circuit. Introduction 3D integrated circuit (IC) is evolving to become a leading technology in many applications that require small form factor, high performance and low power [1-3]. Researches relevant to bump EM behaviors for fine pitch 3D interconnects are relatively abundant [1-12]. The effect of UBMs, including ENEPIG (electroless Ni/electroless Pd/immersion Au) and electroplated Ni and Cu were reported [1-12]. Reduction of solder volume eventually leads to a microbump consisting only IMCs. For IMCs, due to their relatively high melting point compared to parent solder phase, they are more robust for high temperature applications. Besides improving in thermal stability, inter-diffusion and EM is also expected to perform better for purely IMCs interconnects compared to the usual solder micro-bumps. The role of IMC on EM behavior becomes increasingly more important as shrinkage in bump size continues. Very limited information exists on the EM behavior of IMC, especially in the 3D bump arena [4, 13]. The critical product of Cu-Sn based IMCs is reported by Wei et al [3]. by using short Blech strips fabricated by lithography and FIB etching. It is found that Cu 6 Sn 5 IMCs have a much higher EM rate than the Cu 3 Sn IMCs and the lower melting point and higher resistivity of Cu 6 Sn 5 are attributed for its higher EM rate. A very first result of EM experiments on solder-based IMCs interconnects was reported by Labie et al[8]. Both Co- Sn and Cu-Sn IMC joints showed highly resistant to EM tests under 150 C, 4.7~ A/cm 2 for over 1000 hr with no EM induced damage was found inside joints. Lin et al [7] also claimed that IMC micro-joints possess a better EM performance than the normal solder joint by using preannealing treatment. However, the reported damages were mostly located at the Al wiring that masked the true IMCs EM performance. Both of them showed the superior EM performance on IMC joints compared to traditional solder micro-joints. Generally speaking, IMCs have higher resistance and higher melting temperatures than solder. For Cu based UBM, Cu 6 Sn 5 and Cu 3 Sn are the final IMCs with respective melting temperatures of 415 C and 676 C [14]. For Ni based UBM, the melting point of Ni 3 Sn 4 is close to 800 C. Experimental IMC micro-joint EM samples were prepared with Kelvin structures. Lead-free SnAg solder was utilized in the μbumps for joining between the top and bottom dies. Thick and wide Al wiring traces were fabricated on the Kelvin structure in order to avoid any non-imc micro-joint EM caused damages. Test chip, was fabricated, assembled, and stressed under a constant current power supply in an oven. To obtain a fully IMC micro-joint, a two step thermal pretreatment was applied. The fisrt thermal pre-treatment was carried under 180 C for 150hr, and followed up with a thermal compression bonding (TCB) process. After TCB process, second step thermal annealing was then applied under 200 C for 100 hr. Since solder height was reduced, IMC can connect and bridge. A fully IMC micro-joints were then obtained as shown in Fig. 1(b), compared to the usual micro-joint in Fig 1(a). After a fully IMC joint was obtained, underfill dispensing and assembling was then applied. Fig. 1. Cross-sectional SEM image of (a) as fabricated microbumps, and (b) fully IMC joint after two step thermal treatments /15/$ IEEE Electronic Components & Technology Conference

2 Three ultra-high stressing conditions were applied. The current was chose from 0.45A, 0.55A to 0.65A with its corresponding current density from 1.4 to 2.1 x10 5 A/cm 2. And the with joule heating stressing temperature is in the range of 170 C to 180 C. During stressing, circuit resistances, including two IMC micro-joints and one Al trace, were monitored in-situ by 4-point resistance with an Agilent multiplexer data acquisition system. Fig. 2 showed schematic representation of test structures during EM test. Current was applied through N3 and N4. The time-dependent resistance plots were correlated with the degradation mechanisms which were characterized by using cross-sectional scanning electron microscopy (SEM), Focus ion beam microscopy (FIB), electron probe x-ray micro-analysis (EPMA) and electron back-scatter diffraction (EBSD) analyses. Detailed results and mechanism discussion are summarized in the following sections. (a) Microstructural evolutions vs. the resistance plots To understand the EM behavior of IMC micro-joint, the microstructure evolution with corresponding resistance curves were analyzed. Fig 3(a) shows an example of stable resistance curve maintaining for 800 hrs with no variation, was observed at the stressing condition of A/cm 2, 170 C. And the corresponding cross-sectional SEM images are shown in Fig 3 (b). Compared with time-zero IMC micro-joint from other samples, there is no obvious difference of IMC microstructure was observed after 800 hr stressing. Regardless of the electron flow direction, two powered joints showed no difference. Fig. 2. Schematic drawings of the Kelvin test structure. Current was applied through N3 and N4.The resistance variation of two micro-bumps and one Al trace was monitored using N1 and N6. Results and discussion Void free, high quality bump samples were fabricated on Kelvin structures and stressed under various current density and temperature combinations. Table I shows the temperature difference with applied current, from resistance measurement calculation under these accelerated tests. The corresponding stressing temperature is then estimated around 170 C to 180 C. Fig. 3. Typical resistance as a function of stressing time under 170 C with A/cm 2 was shown in (a), and (b) showed the corresponding SEM images after 800 hrs current stressing. Elemental distribution within IMCs were carried out by using EDX mapping. From results shown in Fig. 4(a) and 4(b) with electron flow upwards and downwards, respectively, there is no non-uniform elemental distribution inside the IMCs. No evidence shows the distribution of Cu, Ni or Sn correlating to the electron wind direction either. IMC microjoint, showed no observable changes after 800 hr of ultra-high current stressing. Table I. Stressing temperature and Joule heating resulted from ultra-high applied current. For SnAg solder joint, when stressed under the low to moderate conditions, all samples survived without failureexceeded 550 days (>13,000 hrs) of stressing and exhibited only resistance increases. It was observed that after prolonged stressing, the resistance plots reached a plateau of steady state, and the entire solder joint transformed into IMCs. Immortality of bumps EM lifetime is confirmed under the low to moderate stressing conditions for a prolonged time. Almost all the solder had transformed into IMCs with very little or no voids in the IMC joint. Fig. 4. EDX mapping on test sample after 800 hrs current stressing with (a) electron flow upwards, and (b) electron flow downwards. Sample with different stressing condition of A/cm 2, 180 C was analyzed after 1900 hrs stressing, as shown in Fig. 5(a), and the corresponding cross-sectional SEM images of stressed IMC joints in Fig 5(b). IMC joint maintained its integrity. 621

3 marked in red arrow. Same as obtained before, even after 5000 hr stressing, no EM induced damage was found in two stressed IMC micro-joints. Fig. 7. EM induced damages were shown as marked in red, both Al extrusion and void formation. Fig. 5. A resistance curve as a function of stressing time under 180 C with A/cm 2 for 1900 hr, as shown in (a), and also the corresponding powered bumps as shown in (b). No any electromigration induced damage was observed. From above results, IMC joints show a promising EM performance under ultra-high stressing conditions. Below shows two ultra-high stressing conditions stressed for 5000 hr with negligible resistance increase. Fig. 6(a) shows the resistance curve under stressing condition of A/cm 2, 170 C, and 6(b) the resistance evolution under the condition of A/cm 2, 170 C, respectively. In Fig. 6(b), resistances maintained well and showed no fluctuations within 5000 hr; however, a slight increase in resistance, which is about 4% increases, was observed in Fig 6(a). Besides 800 hr, 1900 hr and 5000 hr, a prolonged stressing has been extended to hrs. Cross-sectional analysis was carried out on sample stressed for 6250 hr under the condition of A/cm 2, 170 C. Similar to previous results, as presented in Fig. 6(b), no resistance change was observed. Since the brittleness IMC is well-known, FIB (focus ion beam) mircoscopy was ultilized to execute for the purpose of eliminating any artifacts during smaple preparation. Fig 8 showed cross-sectional results on both stressed and unstressed neighboring IMC micro-joints after 6250 hr stressing under A/cm 2, 170 C. A BEI (backscattered electron image) image and a SEI (secondary electron image) image were both shown in Fig. 8(a) and 8(b), respectively. No EM induced damage was observed in powered bumps. From BEI images, in Fig. 8(a), different IMCs can be observed clearly. Tiny voids were observed inside IMC joint and was resulted from metallurgical reaction during the initailly IMC formaion. Compared with powered and un-powered bumps, there was no difference observed and. Again, IMC micro-joints showed superior EM performance. Fig. 6. Resistance plots of the EM stressed IMC micro-bumps under two ultra-high stressing conditions. (a) A/cm 2, 170 C, and (b) A/cm 2, 170 C, respectively. Cross-sectional analysis was carried out for identifying the 4% resistance increase shown above in Fig 6(a). From SEM image, as shown in Fig. 7, it was quite clear that the resistance increase was resulted from the damages inside Al trace. Beside void formation at the cathode side of Al trace (red dotted line rectangle), extrusion of Al was also observed as Fig. 8. Cross-sectional analysis was shown in (a) BEI images and (b) SEI images. Larger contrast can be obtained in BEI image and therefore different IMCs can be observed clearly. No trend of IMC distribution was observed on powered bumps. To compare with IMC micro-joint and solder joint EM performance, the Black s equation is taken into consideration. Black s equation, as shown below has been modified for predicting solder joint EM lifetime [16, 17]: 1 Q MTTF A exp (1) n ( cj) k( T T ) 622

4 where c accounts for current crowding and ΔT is Joule heating. Increasing c andδt shortens the lifetime of bumps. For solder joints, it is more complicated because of the change of the dominant diffusion species and the change of the dominant failure modes. For solder joint, the user level for passing 10 year is set as 40 ma under 110 C and the corresponding activation energy and n value is taken as 1eV and 2eV, respectively. Table II showed the corresponding estimated lifetime of solder joint under those accelerated stressing condition. For accelerated condition I, solder joint can only survive hr while IMC joint can survive more than 5000 hr and still maintain its integrity. Table II. A summary table of IMC predicted lifetime under ultra-high stressing conditions. Compared with solder joint, solder can only survive less than 15 hr. Fig. 9 summarizes the various stressing conditions and correlates them with their respective degradation modes. Solder jointsup to 13,000 hr current stressing can be obtained without failure at low to moderate stressing conditions. Void formation dominated the failure mode are marked in red circles under highly accelerated stressing conditions. The stressing time of failed samples is in the range of 160 hr to 380 hr with severe void formation inside joints [ref your ECTC paper]. A boundary, marked in a dash line, is obtained in between void formation and IMC formation in solder joint. The black diamond represents user level. Test conditions of IMC micro-joints were marked as yellow circle, which were on the upper right corner in Fig. 9(a). More than 9,000 hr stressing time is obtained without failure in IMC joint. The current carrying capability is about 2 orders greater than that of solder micro-bumps. Fig. 9. A summary correlates the degradation mechanisms with stressing conditions. In solder joints, IMC formation is the dominant mechanism for the low to moderate stressing conditions, which is represented in green. The excessive stressing conditions are dominated by void formation and are marked in red. IMC micro-joint, marked in yellow circle. (b) Superior EM performance of IMC micro-joint According to the microstructural analysis, no EM induced damage was observed at current density from A/cm 2 to A/cm 2 under 170 C~180 C. When the electrical current drives atoms to move from the cathode to the anode, a built-in stress gradient is developed across the solder joint [18, 19]. Hence, a built-up vacancy flux from cathode to anode occurs based on the Nabarro-Herring model. The vacancy flux is strongly dependent on the length of the materials considered, in this case solder bump height, and the shorter bump height would exhibit greater vacancy flux. Since this vacancy flux gradient is in the opposite direction of EM induced flux, the driving force of EM is hindered. The total atomic flux caused by current stressing and back stress can be expressed as D d D * J em C C Z ee (2) kt dx kt where J em is atomic flux (atom/cm 2 s), C is the concentration of atoms per unit volume, D/kT is atomic mobility, σ is stress (dyn/cm2), Ω is atomic volume, Z* is the effective charge number of EM, and E is the electric field (E=ρj, where ρ is resistivity and j is current density). If no EM induced damage occurs (J em =0), the expression for the critical current density can be obtained as j c (3) * Z e x Under a fixed bump height, once the applied current density is greater than the critical current density, EM induced flux unbalance would occur and result in damage, such as void formation or protrusion. One can also notice that from equation (3), the critical current density depends greatly on the intrinsic properties, such as resistivity, effective charge number and also Young s modulus of the stressed materials. In other words, a material which possesses a higher Young s modulus, larger atomic volume, or a relatively smaller effective charge number and resistivity, can result in a greater critical current density. For Young s modulus of IMC joint, firstly take Cu 6 Sn 5 into consideration, the reported Young s modulus is 52 Gpa at 150 C [20]. At the elastic limit, the strain is 0.2%. If we take ρ = 17.5 µω.cm, Z*=26 [19] and x was taken as 10 µm for IMC micro-joint used in our experiment, the threshold current density to trigger EM would be A/cm 2. In other words, unless the applied current density is greater than A/cm 2, it is not possible to observe EM induced damage in a Cu 6 Sn 5 IMC micro-joint. This confirms why there is no observable EM induced damages in the IMC EM tests in the present study. 623

5 (c) Potential risks on fully IMC micro-joint IMCs have high modulus, but they are also very brittle. As shrinkage in bump size continues, the role of IMC on mechanical reliability becomes more important. The brittleness of IMCs can cause undesirable cracks in joint and result in a failure. For a fully IMC micro-joint, it is important to avoid cracks formation. Few approaches are provided to protect IMC micro-joint, such as underfill, or molding compound. Cracks were reported inside IMC joint after thermal aging [21], both on powered and un-powered microbumps. The length of cracks increased with the duration of aging. However, cracks formation and propagation mechanisms were still unclear. Similar phenomenon was also observed in other s work. Cracks inside a fully transformed IMC joint were observed in Ouyang s work [22] after hr current stressing under 150 C, A/cm 2. Severe cracks formation inside IMC joint was observed as well in some cases in the present study after current stressing, at 180 C, A/cm 2. It is highly likely that the observed cracks could be resulted from sample preparation. Samples, which were tested under similar conditions showed no microcracks with careful stress-free sample preparation using FIB. More study is needed in this area. Conclusions The EM behavior of full IMC joint is demonstrated for 3D IC bump interconnects. The EM behavior of IMC joint was evaluated at 170 C and 180 C under the current stressing from 1.4 to 2.1 x10 5 A/cm 2. The results show that after over 9000 hr ultra-high stressing condition, there were no resistance variations. The full IMC joint found to be much more robust in EM reliability when compared to the solder-based microbumps. Acknowledgements The authors would like to thank Prof. J. G. Duh for his valuable suggestions and comments in EPMA analysis. References [1] T. Y. Chen, H. R. Wang, I. C. Lin, S. B. Jan, R. D. Wang, Y. J. Lu, Y. C. Shih, H. A. Teng, C. S. Tsai, M. N. Chang, Kim Chen, S. Y. Hou, S. P. Jeng and C. H. Yu, VLSI Technology (VLSIT), 2011 Symposium on, 2011, pp [2] T. H. Lin, R. D. Wang, M. F. Chen, C. C. Chiu, S. Y. Chen, T. C. Yeh, Larry C. Lin, S. Y. Hou, J. C. Lin, K. H. Chen, S.P. Jeng and Doug C. H. Yu, Electromigration Study of Micro Bumps at Si/Si Interface in 3DIC Package for 28 nm Technology and Beyond, Proc 61th Electronic Components and Technology Conference 2011, pp [3] C. C. Wei, C. H. Yu, C. H. Tung, R. Y. Hunag, C. C. Chiu, H. Y. Hsiao, Y. W. Chang, C. K. Lin, Y. C. Liang, C. Chen, T. C. Yeh, Larry C. Lin and Doug C. H. Yu, Comparison of the Electromigration Behaviors Between Micro-bumps and C4 Solder Bumps, Proc 61th Electronic Components and Technology Conference 2011, pp [4] R. Labie, W. Ruythooren, K. Baert, E. Beyne and B. Swinnen, Resistance to electromigration of purely intermetallic micro-bump interconnections for 3D-device stacking, Proc. Interconnect Technology Conference 2008, pp [5] R. Labie, P. Limaye, K. W. Lee, C. J. Berry, E. Beyne and I. De Wolf, Reliability testing of Cu-Sn intermetallic microbump interconnections for 3D-device stacking, Proc 3th Electronic System-Integration Technology Conference 2010, pp [6] S. L. Wright, R. Polastre, H. Gan, L. P. Buchwalter, R. Herron, P. S. Andry, E. Sprogis, C. Patel, C. Tseng, J. Knickerbucker, J. R. Lloyd, A. Sharma and M. S. Sri- Jayantha, Characterization of Micro-bump C4 Interconnects for Si-Carrier SOP Application, Proc 56th Electronic Components and Technology Conference 2006, pp [7] Y. M. Lin, C. J. Zhan, J. Y. Juang, J. H. Lau, T. H. Chan, R. Lo, M. Kao, T. Tian and K. N. Tu, Electromigration in Ni/Sn Intermetallic Micro Bump Joint for 3D IC Chip Stacking, Proc 61th Electronic Components and Technology Conference 2011, pp [8] F. Y. Ouyang, H. Hsu, Y. P. Su and T. C. Chang, Eelectromigration induced failure on lead-free micro bump in three dimensional integrated circuits packaging, J. Appl. Phys. 112, (2012) [9] A. Syed, K. Dhandapani, R. Moody, L. Nicholls and M. Kelly, Cu Pillar and bump Electromigration Reliability and Comparison with High Pb, SnPb, and SnAg bumps, Proc 61th Electronic Components and Technology Conference 2011, pp [10] H. Y. You, Y. S. Lee, S. K. Lee and J. S. Kang, Reliability of 20 m Micro Bump Interconnects, Proc 61th Electronic Components and Technology Conference 2011, pp [11] W. Zhang, B. Dimcic P. Limaye, A. Manna, P. Soussan and E. Beyne, Ni/Cu/Sn Bumping Scheme for Fine-Pitch Micro-bump Connections, Proc 61th Electronic Components and Technology Conference 2011, pp [12] D. Q. Yu, T. C. Chai, M. L. Thew, Y. Y. Ong, V. S. Rao, L. C. Wai and J. H. Lau, Electromigration study of 50 mm Pitch Micro Solder Bump using Four-Point Kelvin Structure, Proc 61th Electronic Components and Technology Conference 2011, pp [13] C. C. Wei, C. F. Chen, P. C.C Liu and C. Chen, Electromigration in Sn-Cu intermetallic compounds. J. Appl. Phys. 105, (2009) [14] N. Saunders and A. P. Miodownik, Bull. Alloy Phase Diagrams 11, 278 (1990) [15] H. Y. Chen, D. Y. Shih, C. C. Wei, C. H. Tung, Y. L. Hsiao, Douglas C. H. Yu, Y. C. L.ang and C. Chen, Generic Rules to Achieve micro-bump Electromigration Immortality for 3D IC Integration, Proc 61th Electronic Components and Technology Conference 2011, pp [16] E. C. C Yeh, W. J. Choi, G, K. N. Tu, P. Elenius and H. Balkan, Current-crowding-induced electromigration failure in flip chip solder joint, Appl. Phys. Lett. 80, (2002) 624

6 [17] J. R. Black, Proc. IEEE, 57, 1587 (1969) [18] K. N. Tu, Recent advances on electromigration of interconnects, J. Appl. Phys. 94, , [19] P. S. Ho, and T. Kwok, electromigration in metals, Reports on Progress in physics, 52(3), pp. 301, [20] U. Schwingenchlogl, C. D. Paola, K. Nogita and C. M. Gourlay, The influence of Ni additions on the relative stability of η and ή Cu6Sn5, Appl. Phys. Lett. 96, (2010) [21] H. H. Hsu, S. Y. Huang, T. C. Chang and Albert T. Wu, Nucleation and propagation of voids in micro-bumps for 3dimensional integrated circuits, Appl. Phys. Lett. 99, (2011) [22] H. Hsu, T. Y. Lin and F. Y. Ouyang, Evaluation of electromigration behavior of Pb-free micro-bumps in threedimensional integrated circuit packaging, J. Electron. Mater. 43 (1)

Study of Electromigration of flip-chip solder joints using Kelvin probes

Study of Electromigration of flip-chip solder joints using Kelvin probes Study of Electromigration of flip-chip solder joints using Kelvin probes Y. W. Chang and Chih Chen National Chiao Tung University, Department of Material Science & Engineering, Hsin-chu 30010, Taiwan,

More information

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints Dan Yang and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, 83 Tat Chee Avenue, Kowloon,

More information

Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints

Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints Advances in Materials Research, Vol. 1, No. 1 (2012) 83-92 83 Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints Hsiao-Yun Chen, Min-Feng Ku and Chih Chen* Department

More information

Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing

Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing Hsiao Hsiang Yao, Alastair David Trigg, and Chai Tai Chong Institute of Microelectronics, A*STAR (Agency for Science,

More information

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr Stress in Flip-Chip Bumps due to Package Warpage -- Matt Pharr Introduction As the size of microelectronic devices continues to decrease, interconnects in the devices are scaling down correspondingly.

More information

Electromigration issues in lead-free solder joints

Electromigration issues in lead-free solder joints J Mater Sci: Mater Electron (2007) 18:259 268 DOI 10.1007/s10854-006-9020-8 Electromigration issues in lead-free solder joints Chih Chen Æ S. W. Liang Published online: 8 September 2006 Ó Springer Science+Business

More information

1 INTRODUCTION 2 SAMPLE PREPARATIONS

1 INTRODUCTION 2 SAMPLE PREPARATIONS Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using

More information

Assessment of Current Density Singularity in Electromigration of Solder Bumps

Assessment of Current Density Singularity in Electromigration of Solder Bumps Assessment of Current Density Singularity in Electromigration of Solder Bumps Pridhvi Dandu and Xuejun Fan Department of Mechanical Engineering Lamar University PO Box 10028, Beaumont, TX 77710, USA Tel:

More information

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability

More information

Mechanical Implications of High Current Densities in Flip-chip Solder Joints

Mechanical Implications of High Current Densities in Flip-chip Solder Joints Mechanical Implications of High Current Densities in Flip-chip Solder Joints HUA YE, CEMAL BASARAN AND DOUGLAS C. HOPKINS UB Electronic Packaging Laboratory University at Buffalo, SUNY Buffalo, NY 14260

More information

Low Temperature Bonding of Pd/Ni Assembly for Hydrogen Purifier

Low Temperature Bonding of Pd/Ni Assembly for Hydrogen Purifier Proceedings of the 2 nd World Congress on Mechanical, Chemical, and Material Engineering (MCM'16) Budapest, Hungary August 22 23, 2016 Paper No. MMME 103 DOI: 10.11159/mmme16.103 Low Temperature Bonding

More information

Electromigration time to failure of SnAgCuNi solder joints

Electromigration time to failure of SnAgCuNi solder joints JOURNAL OF APPLIED PHYSICS 106, 013707 2009 Electromigration time to failure of SnAgCuNi solder joints Cemal Basaran, 1,a Shidong Li, 1 Douglas C. Hopkins, 1 and Damien Veychard 2 1 Electronic Packaging

More information

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package 2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi

More information

Thermal aspects of 3D and 2.5D integration

Thermal aspects of 3D and 2.5D integration Thermal aspects of 3D and 2.5D integration Herman Oprins Sr. Researcher Thermal Management - imec Co-authors: Vladimir Cherman, Geert Van der Plas, Eric Beyne European 3D Summit 23-25 January 2017 Grenoble,

More information

Deformation of solder joint under current stressing and numerical simulation II

Deformation of solder joint under current stressing and numerical simulation II International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,

More information

Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study

Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study Electromigration in Lead-free Solder Joints under High Frequency Pulse Current: an Experimental Study Wei Yao 1 and Cemal Basaran 1* 1 Electronic Packaging Laboratory, University at Buffalo, The State

More information

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Abstract Bump shear is widely used to characterize interface strength of Cu/low-k structure. In this work,

More information

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Ahmer Syed Amkor Technology Enabling a Microelectronic World Outline Effect of Chip

More information

Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes

Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes Journal of ELECTRONIC MATERIALS, Vol. 33, No. 9, 2004 Regular Issue Paper Selective Formation of Intermetallic Compounds in Sn-20In-0.8Cu Ball Grid Array Solder Joints with Au/Ni Surface Finishes HSING-FEI

More information

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE JEROEN JALINK 8 JUNI 2016 MICROELECTRONICS RELIABILITY 54 (2014) 1988 1994 Contents Introduction NXP Package form factor Failure mechanism

More information

Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions

Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions Journal of ELECTRONIC MATERIALS, Vol. 33, No. 4, 2004 Regular Issue Paper Mechanisms for the Intermetallic Formation during the Sn-20In-2.8Ag/Ni Soldering Reactions T.H. CHUANG, 1,2 K.W. HUANG, 1 and W.H.

More information

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications 2017 IEEE 67th Electronic Components and Technology Conference Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications Qinghua Zeng, Yong Guan,

More information

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Dan Yang, M. O. Alam, B. Y. Wu and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon

More information

Especial Bump Bonding Technique for Silicon Pixel Detectors

Especial Bump Bonding Technique for Silicon Pixel Detectors Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain Outline Motivation Summary of bump bonding

More information

Tin Whisker Growth Induced by High Electron Current Density

Tin Whisker Growth Induced by High Electron Current Density Journal of ELECTRONIC MATERIALS, Vol. 37, No. 1, 2008 DOI: 10.1007/s11664-007-0219-0 Ó 2007 TMS Special Issue Paper Tin Whisker Growth Induced by High Electron Current Density Y.W. LIN, 1 YI-SHAO LAI,

More information

Intermetallic Compounds Formed at the Interface between Liquid Indium and Copper Substrates

Intermetallic Compounds Formed at the Interface between Liquid Indium and Copper Substrates Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Regular Issue Paper Intermetallic Compounds Formed at the Interface between Liquid Indium and Copper Substrates C.L. YU, S.S. WANG, and T.H. CHUANG

More information

TCAD Modeling of Stress Impact on Performance and Reliability

TCAD Modeling of Stress Impact on Performance and Reliability TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction

More information

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 1 Introduction Cause of Soft errors a. Ion creates electron hole pairs

More information

Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging

Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging Journal of Alloys and Compounds 407 (2006) 208 214 Effect of adding 1 wt% Bi into the Sn 2.8Ag 0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging

More information

ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES

ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES As originally published in the SMTA Proceedings ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES Tiao Zhou, Ph.D. Southern Methodist University Dallas, TX, USA tiaoz@smu.edu Zhenxue Han, Ph.D. University

More information

Nanocarbon Interconnects - From 1D to 3D

Nanocarbon Interconnects - From 1D to 3D Nanocarbon Interconnects - From 1D to 3D Cary Y. Yang Santa Clara University Outline Introduction CNT as 1D interconnect structure CNT-graphene as all-carbon 3D interconnect Summary Device Scaling driven

More information

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging Chih-Tang Peng 1, Chang-Ming Liu 1, Ji-Cheng Lin 1, Kuo-Ning Chiang E-Mail: Knchiang@pme.nthu.edu.tw Department

More information

450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017

450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017 450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017 Effects of Thermocompression Bonding Parameters on Cu Pillar/Sn-Ag Microbump Solder Joint Morphology

More information

Computer Simulation of ElectroMigration in Microelectronics Interconnect

Computer Simulation of ElectroMigration in Microelectronics Interconnect Computer Simulation of ElectroMigration in Microelectronics Interconnect by Xiaoxin Zhu Centre of Numerical Modelling and Process Analysis, School of Computing and Mathematical Sciences,The University

More information

A Quality Test Plan for Pb-Free Products. By Keith M. Sellers Managing Scientist NTS Baltimore

A Quality Test Plan for Pb-Free Products. By Keith M. Sellers Managing Scientist NTS Baltimore A Quality Test Plan for Pb-Free Products By Keith M. Sellers Managing Scientist NTS Baltimore Contents Background Quality Issues Quality Testing Printed Circuit Board (PCB) Analysis Printed Circuit Assembly

More information

Journal of Computational Science and Technology

Journal of Computational Science and Technology Science and Technology Modeling Electromigration for Microelectronics Design* Xiao ZHU**, Hiren KOTADIA***, Sha XU****, Hua LU**, Samjid MANNAN***, Chris BAILEY** and Yancheong CHAN**** ** School of Computing

More information

Molecular Dynamics Simulation of Fracture of Graphene

Molecular Dynamics Simulation of Fracture of Graphene Molecular Dynamics Simulation of Fracture of Graphene Dewapriya M. A. N. 1, Rajapakse R. K. N. D. 1,*, Srikantha Phani A. 2 1 School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada

More information

Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers

Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Zhenbang Yuan a, Jingwei Wang b, Di Wu c, Xu Chen a, Xingsheng Liu b,c a School of Chemical Engineering & Technology of

More information

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages K. N. Chiang Associate Professor e-mail: knchiang@pme.nthu.edu.tw C. W. Chang Graduate Student C. T. Lin Graduate Student

More information

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC

More information

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs)

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Manuscript for Review Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Journal: Electronics Letters Manuscript ID: draft Manuscript Type: Letter

More information

Fatigue Properties of SIP Solder Joints

Fatigue Properties of SIP Solder Joints Fatigue Properties of SIP Solder Joints 12th December 2007 Milos Dusek, Chris Hunt milos.dusek@npl.co.uk chris.hunt@npl.co.uk Presentation: Davide Di Maio Outline Isothermal Fatigue Life Cycling Profile

More information

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor 2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,

More information

Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging

Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging Shan Li a,*, Zhenyu Huang a and Jianfeng Wang a,shaowu Gao b a Intel (Shanghai) Technology Development Ltd., Shanghai, China

More information

Impact of Uneven Solder Thickness on IGBT Substrate Reliability

Impact of Uneven Solder Thickness on IGBT Substrate Reliability Impact of Uneven Solder Thickness on IGBT Substrate Reliability Hua Lu a, Chris Bailey a, Liam Mills b a Department of Mathematical Sciences, University of Greenwich 30 Park Row, London, SE10 9LS, UK b

More information

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012 884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO., MAY 212 Ultrasonic Bonding of Anisotropic Conductive Films Containing Ultrafine Solder Balls for High-Power and

More information

Supplementary Information. Characterization of nanoscale temperature fields during electromigration of nanowires

Supplementary Information. Characterization of nanoscale temperature fields during electromigration of nanowires Supplementary Information Characterization of nanoscale temperature fields during electromigration of nanowires Wonho Jeong,, Kyeongtae Kim,, *, Youngsang Kim,, Woochul Lee,, *, Pramod Reddy Department

More information

FEM Analysis on Mechanical Stress of 2.5D Package Interposers

FEM Analysis on Mechanical Stress of 2.5D Package Interposers Hisada et al.: FEM Analysis on Mechanical Stress of 2.5D Package Interposers (1/8) [Technical Paper] FEM Analysis on Mechanical Stress of 2.5D Package Interposers Takashi Hisada, Toyohiro Aoki, Junko Asai,

More information

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints F.X. Che* 1, H.L.J. Pang 2, W.H. Zhu 1 and Anthony Y. S. Sun 1 1 United Test & Assembly Center Ltd. (UTAC) Packaging Analysis &

More information

Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes

Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 6, JUNE 2001 1065 Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes Hyunsoo Kim, Seong-Ju Park, and Hyunsang Hwang Abstract

More information

Elementary Process of Electromigration at Metallic Nanojunctions in the Ballistic Regime

Elementary Process of Electromigration at Metallic Nanojunctions in the Ballistic Regime Elementary Process of Electromigration at Metallic Nanojunctions in the Ballistic Regime Kaz Hirakawa Institute of Industrial Science, University of Tokyo CREST, JST collaborators: Akinori Umeno, Kenji

More information

3D INTEGRATION A THERMAL-ELECTRICAL-MECHANICAL-RELIABILITY STUDY

3D INTEGRATION A THERMAL-ELECTRICAL-MECHANICAL-RELIABILITY STUDY 3D INTEGRATION A THERMAL-ELECTRICAL-MECHANICAL-RELIABILITY STUDY K. Weide-Zaage 1, J. Schlobohm 1, H. Frémont 2, A. Farajzadeh 1, J. Kludt 1 1 Information Technology Laboratory, Leibniz University Hannover

More information

SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes

SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes Fabrication of the scanning thermal microscopy (SThM) probes is summarized in Supplementary Fig. 1 and proceeds

More information

MULTIPACTOR ON A DIELECTRIC SURFACE WITH LONGITUDINAL RF ELECTRIC FIELD ACTION

MULTIPACTOR ON A DIELECTRIC SURFACE WITH LONGITUDINAL RF ELECTRIC FIELD ACTION Progress In Electromagnetics Research Letters, Vol. 24, 177 185, 211 MULTIPACTOR ON A DIELECTRIC SURFACE WITH LONGITUDINAL RF ELECTRIC FIELD ACTION F. Zhu *, Z. Zhang, J. Luo, and S. Dai Key Laboratory

More information

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution

More information

Investigation of the Local Mechanical Properties of the SAC Solder Joint with AFM Judit Kámán a *, Attila Bonyár b

Investigation of the Local Mechanical Properties of the SAC Solder Joint with AFM Judit Kámán a *, Attila Bonyár b Investigation of the Local Mechanical Properties of the SAC Solder Joint with AFM Judit Kámán a *, Attila Bonyár b Department of Electronics Technology Budapest University of Technology and Economics Budapest,

More information

UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS OCTOBER 2006

UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS OCTOBER 2006 Interconnect Lifetime Prediction with Temporal and Spatial Temperature Gradients for Reliability-Aware Design and Runtime Management: Modeling and Applications UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE

More information

arxiv:cond-mat/ v1 31 Oct 2001

arxiv:cond-mat/ v1 31 Oct 2001 Monte Carlo simulation of electromigration phenomena in metallic lines C. Pennetta, L. Reggiani and E. Alfinito arxiv:cond-mat/0110647v1 31 Oct 2001 INFM - National Nanotechnology Laboratory, Dipartimento

More information

Electrical Conductive Adhesives with Nanotechnologies

Electrical Conductive Adhesives with Nanotechnologies Yi Li Daniel Lu C.P. Wong Electrical Conductive Adhesives with Nanotechnologies Springer 1 Introduction 1 1.1 Electronics Packaging and Interconnect 1 1.2 Interconnection Materials 11 1.2.1 Lead-Free Interconnect

More information

A Nanoscale Shape Memory Oxide

A Nanoscale Shape Memory Oxide A Nanoscale Shape Memory Oxide Jinxing Zhang 1,2*, Xiaoxing Ke 3*, Gaoyang Gou 4, Jan Seidel 2,5, Bin Xiang 6,9, Pu Yu 2,7, Wen-I Liang 8, Andrew M. Minor 9,10, Ying-hao Chu 8, Gustaaf Van Tendeloo 3,

More information

EE 527 MICROFABRICATION. Lecture 5 Tai-Chang Chen University of Washington

EE 527 MICROFABRICATION. Lecture 5 Tai-Chang Chen University of Washington EE 527 MICROFABRICATION Lecture 5 Tai-Chang Chen University of Washington MICROSCOPY AND VISUALIZATION Electron microscope, transmission electron microscope Resolution: atomic imaging Use: lattice spacing.

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik Nano Packaging and Interconnect

More information

Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps

Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps Mean Time To Failure in Wafer Level-CSP Packages with SnPb and SnAgCu Solder Bumps Stephen Gee and Luu Nguyen National Semiconductor M/S 19-100 3875 Kifer Rd. Santa Clara, CA 95051 stephen.gee@nsc.com

More information

Reliability Study of Subsea Electronic Systems Subjected to Accelerated Thermal Cycle Ageing

Reliability Study of Subsea Electronic Systems Subjected to Accelerated Thermal Cycle Ageing , July 2-4, 2014, London, U.K. Reliability Study of Subsea Electronic Systems Subjected to Accelerated Thermal Cycle Ageing Sabuj Mallik and Franziska Kaiser Abstract Reliability is of increasing importance

More information

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:

More information

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution

More information

Progress Report to AOARD

Progress Report to AOARD Progress Report to AOARD C. C. (Chih-Chung) Yang The Graduate Institute of Electro-Optical Engineering National Taiwan University No. 1, Roosevelt Road, Section 4, Taipei, Taiwan (phone) 886-2-23657624

More information

PRODUCT yield plays a critical role in determining the

PRODUCT yield plays a critical role in determining the 140 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 18, NO. 1, FEBRUARY 2005 Monitoring Defects in IC Fabrication Using a Hotelling T 2 Control Chart Lee-Ing Tong, Chung-Ho Wang, and Chih-Li Huang

More information

Supporting Information

Supporting Information Supporting Information Modulation of PEDOT:PSS ph for Efficient Inverted Perovskite Solar Cells with Reduced Potential Loss and Enhanced Stability Qin Wang 1,2, Chu-Chen Chueh 1, Morteza Eslamian 2 * and

More information

Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC)

Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC) Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC) ZAINUDIN KORNAIN 1, AZMAN JALAR 2,3, SHAHRUM ABDULLAH 3, NOWSHAD

More information

Design of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002

Design of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002 Design of Power Electronics Reliability: A New, Interdisciplinary Approach M.C. Shaw September 5, 2002 Physics Department California Lutheran University 60 W. Olsen Rd, #3750 Thousand Oaks, CA 91360 (805)

More information

Woon-Seong Kwon Myung-Jin Yim Kyung-Wook Paik

Woon-Seong Kwon   Myung-Jin Yim Kyung-Wook Paik Woon-Seong Kwon e-mail: wskwon@kaist.ac.kr Myung-Jin Yim Kyung-Wook Paik Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejon 305-701, Korea Suk-Jin

More information

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF SYMBOLS ii iii iv v vi vii

More information

Piezoresistive effect in p-type 3C-SiC at high temperatures characterized using Joule heating

Piezoresistive effect in p-type 3C-SiC at high temperatures characterized using Joule heating Electronic Supplementary Information Piezoresistive effect in p-type 3C-SiC at high temperatures characterized using Joule heating Hoang-Phuong Phan, 1 Toan Dinh, 1 Takahiro Kozeki, 2 Afzaal Qamar, 1 Takahiro

More information

Graphene Annealing: How Clean Can It Be?

Graphene Annealing: How Clean Can It Be? Supporting Information for Graphene Annealing: How Clean Can It Be? Yung-Chang Lin, 1 Chun-Chieh Lu, 1 Chao-Huei Yeh, 1 Chuanhong Jin, 2 Kazu Suenaga, 2 Po-Wen Chiu 1 * 1 Department of Electrical Engineering,

More information

Understanding Integrated Circuit Package Power Capabilities

Understanding Integrated Circuit Package Power Capabilities Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of National Semiconductor s interface circuits like any integrated circuit is very dependent

More information

As strong as the weakest link:

As strong as the weakest link: As strong as the weakest link: Reliability from the LED system perspective Rudi Hechfellner, Dir. Of Applications, Philips Lumileds Mark Hodapp, Senior Application Engineer, Philips Lumileds Design for

More information

CBE Science of Engineering Materials. Scanning Electron Microscopy (SEM)

CBE Science of Engineering Materials. Scanning Electron Microscopy (SEM) CBE 30361 Science of Engineering Materials Scanning Electron Microscopy (SEM) Scale of Structure Organization Units: micrometer = 10-6 m = 1µm nanometer= 10-9 m = 1nm Angstrom = 10-10 m = 1Å A hair is

More information

Interconnect Lifetime Prediction for Temperature-Aware Design

Interconnect Lifetime Prediction for Temperature-Aware Design Interconnect Lifetime Prediction for Temperature-Aware Design UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS-23-2 NOVEMBER 23 Zhijian Lu, Mircea Stan, John Lach, Kevin Skadron Departments

More information

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Satoshi KONDO *, Qiang YU *, Tadahiro SHIBUTANI *, Masaki SHIRATORI * *Department of Mechanical

More information

Study of Solder Ball Bump Bonded Hybrid Silicon Pixel Detectors at DESY

Study of Solder Ball Bump Bonded Hybrid Silicon Pixel Detectors at DESY Study of Solder Ball Bump Bonded Hybrid Silicon Pixel Detectors at DESY S. Arab, S. Choudhury, G. Dolinska, K. Hansen, I. Korol, H. Perrey, D. Pitzl, S. Spannagel ( DESY Hamburg ) E. Garutti, M. Hoffmann,

More information

Mechanics of wafer bonding: Effect of clamping

Mechanics of wafer bonding: Effect of clamping JOURNAL OF APPLIED PHYSICS VOLUME 95, NUMBER 1 1 JANUARY 2004 Mechanics of wafer bonding: Effect of clamping K. T. Turner a) Massachusetts Institute of Technology, Cambridge, Massachusetts 0219 M. D. Thouless

More information

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)

More information

Title of file for HTML: Supplementary Information Description: Supplementary Figures and Supplementary References

Title of file for HTML: Supplementary Information Description: Supplementary Figures and Supplementary References Title of file for HTML: Supplementary Information Description: Supplementary Figures and Supplementary References Supplementary Figure 1. SEM images of perovskite single-crystal patterned thin film with

More information

Life and Reliability Evaluation of High-Power LED under Thermal Environment

Life and Reliability Evaluation of High-Power LED under Thermal Environment J Jpn Ind Manage Assoc 67, 181-186, 2016 Original Paper Life and Reliability Evaluation of High-Power LED under Thermal Environment Yao HSU 1, Wen-Fang WU 2, Ching-Cheng ZOU 3 Abstract: Finite element

More information

THERMOMECHANICAL ANALYSIS OF ELECTRONIC PACKAGE USING FINITE ELEMENT METHOD

THERMOMECHANICAL ANALYSIS OF ELECTRONIC PACKAGE USING FINITE ELEMENT METHOD THERMOMECHANICAL ANALYSIS OF ELECTRONIC PACKAGE USING FINITE ELEMENT METHOD N.BhargavaRamudu 1, V. Nithin Kumar Varma 2, P.Ravi kiran 3, T.Venkata Avinash 4, Ch. Mohan Sumanth 5, P.Prasanthi 6 1,2,3,4,5,6

More information

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.

More information

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, 13 [Technical Paper] Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Mutsumi Masumoto*, Yoshiyuki Arai*, **,

More information

Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV)

Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV) Journal of ELECTRONIC MATERIALS, Vol. 41, No. 2, 2012 DOI: 10.1007/s11664-011-1726-6 Ó 2011 TMS Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV) P. KUMAR, 1 I. DUTTA,

More information

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using

More information

Photovoltaic Enhancement Due to Surface-Plasmon Assisted Visible-Light. Absorption at the Inartificial Surface of Lead Zirconate-Titanate Film

Photovoltaic Enhancement Due to Surface-Plasmon Assisted Visible-Light. Absorption at the Inartificial Surface of Lead Zirconate-Titanate Film Photovoltaic Enhancement Due to Surface-Plasmon Assisted Visible-Light Absorption at the Inartificial Surface of Lead Zirconate-Titanate Film Fengang Zheng, a,b, * Peng Zhang, a Xiaofeng Wang, a Wen Huang,

More information

Thin Solid Films 529 (2013) Contents lists available at SciVerse ScienceDirect. Thin Solid Films

Thin Solid Films 529 (2013) Contents lists available at SciVerse ScienceDirect. Thin Solid Films Thin Solid Films 529 (2013) 200 204 Contents lists available at SciVerse ScienceDirect Thin Solid Films journal homepage: www.elsevier.com/locate/tsf Resistive switching characteristics of gallium oxide

More information

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide ARTICLE IN PRESS Journal of Physics and Chemistry of Solids 69 (2008) 555 560 www.elsevier.com/locate/jpcs Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide Jun Wu a,, Ying-Lang

More information

Ratcheting deformation in thin film structures

Ratcheting deformation in thin film structures Ratcheting deformation in thin film structures Z. SUO Princeton University Work with MIN HUANG, Rui Huang, Jim Liang, Jean Prevost Princeton University Q. MA, H. Fujimoto, J. He Intel Corporation Interconnect

More information

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz Delamination Modeling for Power Packages and Modules Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz The Micro Materials Center @ Virtual Prototyping Finite Element

More information

Lecture 16: Circuit Pitfalls

Lecture 16: Circuit Pitfalls Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution

More information

Module 16. Diffusion in solids II. Lecture 16. Diffusion in solids II

Module 16. Diffusion in solids II. Lecture 16. Diffusion in solids II Module 16 Diffusion in solids II Lecture 16 Diffusion in solids II 1 NPTEL Phase II : IIT Kharagpur : Prof. R. N. Ghosh, Dept of Metallurgical and Materials Engineering Keywords: Micro mechanisms of diffusion,

More information

Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor

Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor Progress In Electromagnetics Research M, Vol. 34, 171 179, 2014 Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor Parsa Pirouznia * and Bahram Azizollah Ganji Abstract

More information

After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device

After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device Hyung-Seop Kim, Yong Min Cho, Byoung-Ho Lee Semiconductor R&D Center, Device Solution Business, Samsung

More information