28.7: Pairwise Coupled Hybrid Vanadium Dioxide-MOSFET (HVFET) Oscillators for Non- Boolean Associative Computing
|
|
|
- Eric Sullivan
- 6 years ago
- Views:
Transcription
1 28.7: Pairwise Coupled Hybrid Vanadium Dioxide-MOSFET (HVFET) Oscillators for Non- Boolean Associative Computing N. Shukla 1, A. Parihar 2, M. Cotter 1, H. Liu 1, M. Barth 1, X. Li 1, N. Chandramoorthy 1, H. Paik 3, D. G. Schlom 3, V. Narayanan 1, A. Raychowdhury 2, and S. Datta 1 1 The Pennsylvania State University, University Park, PA, USA 2 Georgia Tech, Atlanta, Georgia, USA 3 Cornell University, Ithaca, NY, USA Wednesday: 11:35 AM Session: CDI 1
2 Associative Computing Input Pattern Memorized pattern PSU [X] [Y] degree of match or association between [X] and [Y] Ø Applications: Data recognition, mining and classification -Pattern / Image recognition -Visual Saliency 2
3 Distance norm for Associative processing [X] [Y] Distance Calculator p [X: p1, q1] [Y: p2, q2] Y p Y p Y X q X q X q Absolute value difference (L 1 ) Square of distance (L 2 ) Fractional distance (L k ; k<1) Ø An associative computing platform must compute distance 3
4 Euclidean Distance Calculation using CMOS Accelerator P 1 P 2 P 3 P 4 C P 5 P 6 P 7 P 8 32nm CMOS accelerator P 1 C P 2 C P 3 C P 4 C P 359 C P 360 C % 48% 46% 13.1mW & ~500,000 gates Adder tree, subtractors and multipliers: A power bottleneck Ø Boolean bottleneck in Adder tree and Square root (500,000 gates!) Ø Evaluate an alternate non-boolean architecture to overcome 4 bottleneck 5% + - Control logic +
5 Non-Boolean Computing with Synchronized Oscillators V resonant freq Frequency V Phase ϕ V 1 V 1 V 2 V 1 V 2 V 2 time Ø Use synchronization dynamics (phase, frequency) of coupled oscillators as computational state variable 5 time
6 Coupled Oscillatory Systems Synchronization of Metronomes CMOS (Ikelguchi Lab) Opto-mechanical Oscillators Shibata, Tadashi, et al. "CMOS supporting circuitries for nano-oscillator-based associative memories. CNNA, th International Workshop on. IEEE, Spin Torque Oscillators Free layer Fixed layer Zhang, Mian, et al. "Synchronization of micromechanical oscillators using light." Physical review letters (2012): Kaka, Shehzaad, Matthew R. Pufall, William H. Rippard, Thomas J. Silva, Stephen E. Russek, and Jordan A. Katine. "Mutual phase-locking of microwave spin torque nano-oscillators." Nature 437, no (2005):
7 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 7
8 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 8
9 Insulator-metal phase transition in VO 2 Resistivity (Ω.cm) insulator metal Metallic VO 2 rutile Insulating VO T emperature (K ) monoclinic Ø Abrupt change in VO 2 resistivity through electron correlation dynamics in ultra-thin VO 2 films. M. Huefner, R. Ghosh, E. Freeman, N. Shulka, H. Paik, D. G. Schlom, and S. Datta "Hubbard Gap Modulation in Vanadium Dioxide Nanoscale Tunnel Junctions", Nano Letters, October
10 Electrically induced phase transition V DC 2.0 Current (ma) metal insulator Electric Field (kv/cm) Ø Abrupt, hysteretic phase transition can be electrically triggered 10
11 VO 2 based Oscillators V DC t V DC V DC VO 2 Ià M VO 2 Mà I V DC R S C V 1 R S C V 1 V 1 V 1 t R S V 1 (V) experiment V 1 V 1 t t Time (µs ) 11 Ø Series resistance (R S ) can enable oscillations
12 V 1 Hybrid VO 2 -MOSFET (HVFET) oscillator V 1 t D V DC V GS S t V DC Frequency (khz) 100 Si substrate V GS (V) Ø Voltage controlled VO 2 oscillator realized by 12 replacing R S with a MOSFET (HVFET Oscillator) V 1 (V) Time (µs )
13 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 13
14 Pairwise Coupled HVFET Oscillators V 2 V 2 (output) V DC V GS,2 C C Si substrate V DC V 1 (output) V GS,1 S D D S C C = 2.2nF t V DC t V 1 t Power (db) Resonant frequency V 1 V Frequency (khz) Ø Capacitively coupled oscillators show frequency 14 synchronization
15 Synchronization of Pairwise Coupled HVFET Oscillators Resonant frequency (khz) ΔV GS = V GS,2 -V GS,1 V (V) ΔV GS V 1,2 (V) Time (ms) Ø Resonant frequency can be tuned with ΔV GS Ø Oscillators show near anti-phase synchronization V 2 15
16 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 16
17 Equivalent Circuit for coupled HVFET Oscillators V MOS R VO 2 R C VO 2 C V MOS 2 1 C V + 2 GS,2 - g m V gs g 0 V GS,1 + - g 0 g m V gs C 1 MOSFET MOSFET Ø Equivalent circuit to analyze HVFET oscillator synchronization dynamics 17
18 Phase Space Diagram (locking / unlocking) V DC V DC ΔV GS =-0.2 V ΔV GS =-0.02 V VO 2 VO 2 C C Unlocked ΔV GS =0.02 V Locked ΔV GS =0.2 V V gs1 V gs2 ΔV GS =V GS,2 -V GS,1 Locked Unlocked Ø Gate Input voltage difference decides synchronization 18
19 Phase Space Diagram (Locked Case) 0.8 V GS,1 = 0.3V V GS,2 = 0.3V 0.8 V GS,1 = 0.3V V GS,2 = 0.32V 0.8 V GS,1 = 0.3V V GS,2 = 0.35V V 2 (V) 0.7 P XOR= V 1 (V) Ø Part of steady state periodic orbit in the XOR=0 region of the phase space depends on ΔV GS = V GS,2 - V GS,1 19
20 Phase Difference measurement V 1 Coupled Oscillator Output Output Threshold XOR Time Average V 2 Ø System implementation to measure steady state periodic orbit of the HVFET oscillators 20
21 XOR Distance calculation using Coupled HVFET oscillators experiment ΔV GS = V GS,2 -V GS, (V) ΔV GS XOR Ø Degree of match between inputs can be measured with HVFET oscillators simulation ΔV GS = V GS,2 -V GS, ΔV GS (V) 21
22 Y (a.u.) Distance Norm (L) for pairwise coupled oscillators XOR output of Coupled Oscillators X (a.u.) XOR Y (a.u.) Ø Synchronized HVFET oscillators follow a L 1/2 distance norm Ø Distance computing hardware realized using synchronized 22 HVFET oscillators 1 Fractional distance norm X (a.u.) L 1/
23 Visual attention using Coupled Oscillators and CMOS Visual Attention Ø Objects with high degree of contrast most salient 23 to human eye
24 Visual Saliency using Coupled Oscillators and CMOS Coupled Oscillators CMOS Ø VO 2 coupled oscillators an alternate hardware to do visual saliency 24
25 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 25
26 1% CMOS based Euclidean norm 48% 5% + - Control logic 13.1mW & ~500,000 gates Benchmarking 46% + Power Consumption (W) 1.00E E E E E mw ~1500X 8 µw Ø Small number of oscillators required to a compute distance norm Ø Distance computing with oscillators results in ~1500X 26 power reduction (fundamental distance computing hardware)
27 Power Analysis: HVFET based computational hardware Oscillator (8-Pairs) Threshold/Buffer XOR 5-bit Counter Averager Peripheral circuitry~97% 34.18% ~8 µw 3% 12.39% 11.28% 39.06% ~259 µw 8 oscillators gates Ø Peripheral circuitry a large power consumer 27
28 Benchmarking Power Consumption (W) 1.00E E E E E mw ~50X 259 µw Ø ~50X power reduction enabled through a physics 28 based computing approach!
29 Outline Ø Vanadium dioxide (VO 2 ) based relaxation oscillators Phase transition in VO 2 Oscillator demonstration via resistive feedback Hybrid VO 2 -MOSFET (HVFET) oscillator Ø Pairwise Coupled HVFET Oscillators Ø Computing with HVFET Oscillators Phase as computation state variable Ø Power Consumption and benchmarking Ø Summary 29
30 Summary Ø Experimental demonstration of coupled VO 2 based relaxation oscillators with input programmable synchronization Ø Demonstration of coupled oscillators as a fractional distance (L 1/2 ) computing machine Ø Application in Associative processing e.g. visual saliency Ø ~50X power performance improvement with physics based computing approach! 30
31 Thank you! 31
Exploiting Synchronization Properties of Correlated Electron Devices in a Non-Boolean Computing Fabric for Template Matching
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS 1 Exploiting Synchronization Properties of Correlated Electron Devices in a Non-Boolean Computing Fabric for Template Matching Abhinav
R hythmic activity is ubiquitous in the physical world; and the process of synchronization of coupled
OPEN SUBJECT AREAS: ELECTRICAL AND ELECTRONIC ENGINEERING ELECTRONIC DEVICES Synchronized charge oscillations in correlated electron systems Nikhil Shukla 1, Abhinav Parihar 2, Eugene Freeman 1, Hanjong
INSTRUMENTAL ENGINEERING
INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section
Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application
2011 11th Non-Volatile Memory Technology Symposium @ Shanghai, China, Nov. 9, 20112 MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application Takahiro Hanyu 1,3, S. Matsunaga 1, D. Suzuki
How a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY
Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY Magnetic Tunnel Junctions (MTJs) Structure High density memory
From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology
From Spin Torque Random Access Memory to Spintronic Memristor Xiaobin Wang Seagate Technology Contents Spin Torque Random Access Memory: dynamics characterization, device scale down challenges and opportunities
Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals
Additional Gates COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Additional Gates and Symbols Universality of NAND and NOR gates NAND-NAND
EC/EE DIGITAL ELECTRONICS
EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer
A Simplified Phase Model for Simulation of Oscillator-Based Computing Systems
A Simplified Phase Model for Simulation of Oscillator-Based Computing Systems YAN FANG, VICTOR V. YASHIN, BRANDON B. JENNINGS, DONALD M. CHIARULLI, and STEVEN P. LEVITAN, University of Pittsburgh Building
arxiv: v1 [cond-mat.mtrl-sci] 28 Jul 2008
![arxiv: v1 [cond-mat.mtrl-sci] 28 Jul 2008](/thumbs/88/117898456.jpg "arxiv: v1 [cond-mat.mtrl-sci] 28 Jul 2008")
Current induced resistance change of magnetic tunnel junctions with ultra-thin MgO tunnel barriers Patryk Krzysteczko, 1, Xinli Kou, 2 Karsten Rott, 1 Andy Thomas, 1 and Günter Reiss 1 1 Bielefeld University,
Mutual synchronization of spin torque nano-oscillators through a non-local and tunable electrical coupling
Mutual synchronization of spin torque nano-oscillators through a non-local and tunable electrical coupling R. Lebrun 1, S. Tsunegi 1,2, P. Bortolotti 1, H. Kubota 2, A.S. Jenkins 1, M. Romera 1, K. Yakushiji
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
GaAs and InGaAs Single Electron Hex. Title. Author(s) Kasai, Seiya; Hasegawa, Hideki. Citation 13(2-4): Issue Date DOI
Title GaAs and InGaAs Single Electron Hex Circuits Based on Binary Decision D Author(s) Kasai, Seiya; Hasegawa, Hideki Citation Physica E: Low-dimensional Systems 3(2-4): 925-929 Issue Date 2002-03 DOI
MRAM: Device Basics and Emerging Technologies
MRAM: Device Basics and Emerging Technologies Matthew R. Pufall National Institute of Standards and Technology 325 Broadway, Boulder CO 80305-3337 Phone: +1-303-497-5206 FAX: +1-303-497-7364 E-mail: pufall@boulder.nist.gov
Construction of a reconfigurable dynamic logic cell
PRAMANA c Indian Academy of Sciences Vol. 64, No. 3 journal of March 2005 physics pp. 433 441 Construction of a reconfigurable dynamic logic cell K MURALI 1, SUDESHNA SINHA 2 and WILLIAM L DITTO 3 1 Department
Digital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
Carry Look Ahead Adders
Carry Look Ahead Adders Lesson Objectives: The objectives of this lesson are to learn about: 1. Carry Look Ahead Adder circuit. 2. Binary Parallel Adder/Subtractor circuit. 3. BCD adder circuit. 4. Binary
Neuromorphic computing with Memristive devices. NCM group
Neuromorphic computing with Memristive devices NCM group Why neuromorphic? New needs for computing Recognition, Mining, Synthesis (Intel) Increase of Fault (nanoscale engineering) SEMICONDUCTOR TECHNOLOGY
KINGS COLLEGE OF ENGINEERING PUNALKULAM. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING PUNALKULAM. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE : EC1401 SEM / YEAR : VII/ IV SUBJECT NAME : VLSI DESIGN UNIT I CMOS TECHNOLOGY
SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic
Advanced Information Storage 02
dvanced Information Storage 02 tsufumi Hirohata Department of Electronics 16:00 10/October/2013 Thursday (V 120) Quick Review over the Last Lecture Von Neumann s model : Memory access : Bit / byte : 1
Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
Digital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
ELCT201: DIGITAL LOGIC DESIGN
ELCT2: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 4 Following the slides of Dr. Ahmed H. Madian محرم 439 ه Winter 28
Lecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017
CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours
Floating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
Semiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching
Nanometallic RRAM I-Wei Chen Department of Materials Science and Engineering University of Pennsylvania Philadelphia, PA 19104 Nature Nano, 6, 237 (2011) Adv Mater,, 23, 3847 (2011) Adv Func Mater,, 22,
DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER
Research Manuscript Title DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER R.Rathi Devi 1, PG student/ece Department, Vivekanandha College of Engineering for Women rathidevi24@gmail.com
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
ELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 5 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
Combinational Logic. By : Ali Mustafa
Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output
P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
Steep Slope Transistors beyond the Tunnel FET concept. David Esseni, University of Udine
Steep Slope Transistors beyond the Tunnel FET concept David Esseni, University of Udine Overcome Boltzmann s Tyranny Sub-threshold swing may be expressed as V g = φ s V S/D G In MOSFETs: - second term
S No. Questions Bloom s Taxonomy Level UNIT-I
GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography
MM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
Mon., Feb. 04 & Wed., Feb. 06, A few more instructive slides related to GMR and GMR sensors
Mon., Feb. 04 & Wed., Feb. 06, 2013 A few more instructive slides related to GMR and GMR sensors Oscillating sign of Interlayer Exchange Coupling between two FM films separated by Ruthenium spacers of
EE236 Electronics. Computer and Systems Engineering Department. Faculty of Engineering Alexandria University. Fall 2014
EE236 Electronics Computer and Systems Engineering Department Faculty of Engineering Alexandria University Fall 2014 Lecturer: Bassem Mokhtar, Ph.D. Assistant Professor Department of Electrical Engineering
Developing Quantum Logic Gates: Spin-Resonance-Transistors
Developing Quantum Logic Gates: Spin-Resonance-Transistors H. W. Jiang (UCLA) SRT: a Field Effect Transistor in which the channel resistance monitors electron spin resonance, and the resonance frequency
Lecture 7: Logic design. Combinational logic circuits
/24/28 Lecture 7: Logic design Binary digital circuits: Two voltage levels: and (ground and supply voltage) Built from transistors used as on/off switches Analog circuits not very suitable for generic
Topic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
MM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.
Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What
NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES
NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES KAUSHIK ROY ABHRONIL SENGUPTA, KARTHIK YOGENDRA, DELIANG FAN, SYED SARWAR, PRIYA PANDA, GOPAL SRINIVASAN, JASON
phys4.20 Page 1 - the ac Josephson effect relates the voltage V across a Junction to the temporal change of the phase difference
Josephson Effect - the Josephson effect describes tunneling of Cooper pairs through a barrier - a Josephson junction is a contact between two superconductors separated from each other by a thin (< 2 nm)
SEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
Session Chair: Prof. Haiping Cheng (University of Florida) Dr. Lei Shen. National University of Singapore
B1. Modeling Quantum Transport at Nanoscale Chair(s): Chun ZHANG, National University of Singapore, Singapore Session s Title (if available) Tue - 17 Jan 2017 13:00 ~ 14:30 Room 2 Session Chair: Prof.
Intro To Digital Logic
Intro To Digital Logic 1 Announcements... Project 2.2 out But delayed till after the midterm Midterm in a week Covers up to last lecture + next week's homework & lab Nick goes "H-Bomb of Justice" About
Novel Devices and Circuits for Computing
Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 4: Resistive switching: Logic Class Outline Material Implication logic Stochastic computing Reconfigurable logic Material Implication
Components Research, TMG Intel Corporation *QinetiQ. Contact:
1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S.
Boolean Algebra, Gates and Circuits
Boolean Algebra, Gates and Circuits Kasper Brink November 21, 2017 (Images taken from Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc.) Outline Last week: Von
Micromechanical Instruments for Ferromagnetic Measurements
Micromechanical Instruments for Ferromagnetic Measurements John Moreland NIST 325 Broadway, Boulder, CO, 80305 Phone:+1-303-497-3641 FAX: +1-303-497-3725 E-mail: moreland@boulder.nist.gov Presented at
Chapter 03: Computer Arithmetic. Lesson 03: Arithmetic Operations Adder and Subtractor circuits Design
Chapter 03: Computer Arithmetic Lesson 03: Arithmetic Operations Adder and Subtractor circuits Design Objective To understand adder circuit Subtractor circuit Fast adder circuit 2 Adder Circuit 3 Full
Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor
Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Hendrik Bluhm Andre Kruth Lotte Geck Carsten Degenhardt 1 0 Ψ 1 Quantum Computing
ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview
407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation
R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1
Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry
GaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.
I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient
νmos Enhanced Differential Current-Switch Threshold Logic Gates
νmos Enhanced Differential Current-Switch hreshold Logic Gates K.C. Li ( ), M. Padure ( ), S.D. Cotofana ( ) ( ) Delft University of echnology, he Netherlands Mekelweg 4, 2628 CD, Delft, he Netherlands
CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned
Focus Groups CMSC 33 Lecture 7 Need good sample of all types of CS students Mon /7 & Thu /2, 2:3p-2:p & 6:p-7:3p Announcement: in-class lab Thu /3 Homework 3 Questions Circuits for Addition Midterm Exam
Threshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors
Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors Sumitha George, Ahmedullah Aziz, Xueqing Li, Moon Seok Kim, Suman Datta, John Sampson, Sumeet Gupta, Vijaykrishnan Narayanan Pennsylvania
Microelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
Memory and computing beyond CMOS
Memory and computing beyond CMOS Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano daniele.ielmini@polimi.it Outline 2 Introduction What is CMOS? What comes after CMOS? Example:
Exam for Physics 4051, October 31, 2008
Exam for Physics 45, October, 8 5 points - closed book - calculators allowed - show your work Problem : (6 Points) The 4 bit shift register circuit shown in Figure has been initialized to contain the following
RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits
A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits M. Baraani Dastjerdi and H. Krishnaswamy CoSMIC Lab, Columbia University, New
Motivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
Mixed Analog-Digital VLSI Circuits & Systems Laboratory
CORNELL U N I V E R S I T Y School of Electrical and Computer Engineering Mixed Analog-Digital VLSI Circuits & Systems Laboratory Our research presently revolves around two major themes: Devising new circuit
3 Logic Function Realization with MSI Circuits
3 Logic Function Realization with MSI Circuits Half adder A half-adder is a combinational circuit with two binary inputs (augund and addend bits) and two binary outputs (sum and carry bits). It adds the
MM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
Digital Electronics. Part A
Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or
Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier
Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier Espen Stenersen Master of Science in Electronics Submission date: June 2008 Supervisor: Per Gunnar Kjeldsberg, IET Co-supervisor: Torstein
Lecture 10: Synchronous Sequential Circuits Design
Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flip-flops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple
Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
Lecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
Systems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 6 - Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept
ELECTRICAL ENGINEERING
ELECTRICAL ENGINEERING Subject Code: EE Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Unit 7 Section B Section C Section D Section E Section F Section G Section H
EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
PERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS
PERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS K. Prasanna Kumari 1, Mrs. N. Suneetha 2 1 PG student, VLSI, Dept of ECE, Sir C R Reddy College
Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates
Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,
Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits
Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits Sou-Chi Chang, Rouhollah M. Iraei Vachan Kumar, Ahmet Ceyhan and Azad Naeemi School of Electrical & Computer Engineering Georgia Institute
Reducing power in using different technologies using FSM architecture
Reducing power in using different technologies using FSM architecture Himani Mitta l, Dinesh Chandra 2, Sampath Kumar 3,2,3 J.S.S.Academy of Technical Education,NOIDA,U.P,INDIA himanimit@yahoo.co.in, dinesshc@gmail.com,
Novel Bit Adder Using Arithmetic Logic Unit of QCA Technology
Novel Bit Adder Using Arithmetic Logic Unit of QCA Technology Uppoju Shiva Jyothi M.Tech (ES & VLSI Design), Malla Reddy Engineering College For Women, Secunderabad. Abstract: Quantum cellular automata
Introduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
MOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
Adders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory
Center for Spintronic Materials, Interfaces, and Novel Architectures Voltage Controlled Antiferromagnetics and Future Spin Memory Maxim Tsoi The University of Texas at Austin Acknowledgments: H. Seinige,
Quasi Analog Formal Neuron and Its Learning Algorithm Hardware
Quasi Analog Formal Neuron and Its Learning Algorithm Hardware Karen Nazaryan Division of Microelectronics and Biomedical Devices, State Engineering University of Armenia, 375009, Terian Str. 105, Yerevan,