VORAGO TECHNOLOGIES. Cost-effective rad-hard MCU Solution for SmallSats Ross Bannatyne, VORAGO Technologies

Future trends in radiation hard electronics

Future trends in radiation hard electronics F. Faccio CERN, Geneva, Switzerland Outline Radiation effects in CMOS technologies Deep submicron CMOS for radiation environments What is the future going to

Radiation Effects on Electronics. Dr. Brock J. LaMeres Associate Professor Electrical & Computer Engineering Montana State University

Dr. Brock J. LaMeres Associate Professor Electrical & Computer Engineering Montana State University Research Statement Support the Computing Needs of Space Exploration & Science Computation Power Efficiency

UTXQ512 SRAM Frequently Asked Questions

UTXQ512 SRAM Frequently Asked Questions Introduction: The UTXQ512 are high-performance CMOS asynchronous static RAMs organized as 512K words by 8 bits. The following are questions frequently asked regarding

RT54SX72SU Heavy Ion Beam Test Report. August 6, 2004 J.J. Wang (650)

RT54SX72SU Heavy Ion Beam Test Report August 6, 2004 J.J. Wang (650) 318-4576 jih-jong.wang@actel.com 1 SUMMARY RT54SX72SU from UMC foundry is heavy-ion-beam tested for single event effects (SEE) at Brookhaven

Lecture 1: Circuits & Layout

Lecture 1: Circuits & Layout Outline q A Brief History q CMOS Gate esign q Pass Transistors q CMOS Latches & Flip-Flops q Standard Cell Layouts q Stick iagrams 2 A Brief History q 1958: First integrated

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

Standard Products UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet May 16, 212 www.aeroflex.com/radhard FEATURES 16 non-inverting D flip-flops with three-state

A method of space radiation environment reliability prediction

A method of space radiation environment reliability prediction Qunyong Wang, Dongmei Chen, Hua Bai, PhD Beijing San-talking Testing Engineering Academy Co., Ltd. (STEA) Overview and outline Background

Single Event Effects: SRAM

Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

Standard Products UT54ACSS99S Dual, Sequential, ManyGate Configurable ogic Gate Datasheet May 016 The most important thing we build is trust Features Voltage Supply: 3.0V to 5.5V Advanced CMOS technology

APA750 and A54SX32A LANSCE Neutron Test Report. White Paper

APA750 and A54SX32A LANSCE Neutron Test Report White Paper December 2003 Table of Contents Executive Summary............................................................... 3 Background and Test Objectives.....................................................

80386DX. 32-Bit Microprocessor FEATURES: DESCRIPTION: Logic Diagram

32-Bit Microprocessor 21 1 22 1 2 10 3 103 FEATURES: 32-Bit microprocessor RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - >100 Krad (Si), dependent upon space mission Single

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance

UT8CR512K32 16 Megabit SRAM Data Sheet September

Standard Products UT8CR512K32 16 Megabit SRAM Data Sheet September 2008 www.aeroflex.com/memories FEATURES 17ns maximum access time Asynchronous operation for compatibility with industrystandard 512K x

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

. (a) (i) ( B C 5) H (A 2 B D) H S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution ( B C 5) H (A 2 B D) H = (FFFF 698) H (ii) (2.3) 4 + (22.3) 4 2 2. 3 2. 3 2 3. 2 (2.3)

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

. (a). (b). (c) S.E. Sem. III [EXTC] igital Electronics Prelim Question Paper Solution ABC ABC ABC ABC ABC ABC ABC ABC = B LHS = ABC ABC ABC ABC ABC ABC ABC ABC But ( ) = = ABC( ) ABC( ) ABC( ) ABC( )

Single Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller

Single Event Radiation Test Report Microsemi LX7730 64 Analog Input RAD Tolerant Telemetry Controller Doc. N :TDRS-0020-4 Page 1/33 TABLE OF CONTENT 1. PURPOSE AND SCOPE... 3 2. APPLICABLE DOCUMENT...

64K x 18 Synchronous Burst RAM Pipelined Output

298A Features Fast access times: 5, 6, 7, and 8 ns Fast clock speed: 100, 83, 66, and 50 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 5 and 6 ns Optimal for performance (two cycle

Digital Integrated Circuits A Design Perspective

Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

Appendix D Nomenclature. Abstract

Appendix D Abstract This appendix presents all the common used abbreviations and symbols. The items are listed in groups of units, e.g. [V], [A] and so forth. Instantaneous values are presented with lower

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification

MM74C912 6-Digit BCD Display Controller/Driver

6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data

Author : Fabrice BERNARD-GRANGER September 18 th, 2014

Author : September 18 th, 2014 Spintronic Introduction Spintronic Design Flow and Compact Modelling Process Variation and Design Impact Semiconductor Devices Characterisation Seminar 2 Spintronic Introduction

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver General Description The MM74C912 MM74C917 display controllers are interface elements with memory that drive

5.0 V 256 K 16 CMOS SRAM

February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54AS164E/UT54ATS164E 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct

University of Connecticut Department of Electrical and Computer Engineering. ECE 4901: Fall 2017 Spring 2018

University of Connecticut Department of Electrical and Computer Engineering ECE 4901: Fall 2017 Spring 2018 Team 1817 (Hubbell): Electrical plug, connector, and receptacle temperature sensor Jim Lin (EE)

Space Radiation Mitigation for Fox-1

AMSAT Space Symposium 2012 Space Radiation Mitigation for Fox-1 Alan Biddle WA4SCA Tony Monteiro AA2TX Space Radiation Components Type Source Composition Trapped Particles in Van Allen Belts Galactic Cosmic

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!

RT Radiation Tolerant Multicell Battery Monitor

FEATURES nn 5kRad (SI) Total Ionizing Dose (TID) per MIL- STD-883 TM09 Condition A n Single Event Effect (LET) Threshold Linear Energy Transfer (LET) 2.7MeV-cm 2 /mg n Processed Using MIL-PRF-38535 Class

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet www.aeroflex.com/logic FEATURES m CRH CMOS process - Latchup immune High speed Low power consumption Wide power supply operating range

RAD Hard Selection Process for RHA Devices as an Element of Design

RAD Hard Selection Process for RHA Devices as an Element of Design Scope This section provides a suggested process for selecting microcircuits with the required performance, reliability and radiation hardness

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT54AS164/UT54ATS164 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct

April 2004 AS7C3256A

pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

3.3 V 256 K 16 CMOS SRAM

August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed

RadHard-by-Design Analog RHD8544

RadHard-by-Design Analog RHD8544 Dual 16-Channel Analog Multiplexer Datasheet Cobham.com/HiRel May 9, 2017 The most important thing we build is trust FEATURES 32 Channels provided by two independent 16-channel

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Standard Products UT54ACS9/UT54ACTS9 Dual -Line to 4-Line Decoders/Demultiplexers Datasheet November 00 www.aeroflex.com/logic FEATURES Incorporates two enable inputs to simplify cascading and/or data

The Devices: MOS Transistors

The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

Impact of Ion Energy and Species on Single Event Effect Analysis

Impact of Ion Energy and Species on Single Event Effect Analysis Vanderbilt University Institute for Space & Defense Electronics R. A. Reed, R. A. Weller, M. H. Mendenhall K. M. Warren D. R. Ball, J. A.

CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues

CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,

Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.

1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.

I2 C Compatible Digital Potentiometers AD5241/AD5242

a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS

S No. Questions Bloom s Taxonomy Level UNIT-I

GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography

Single-Event Upset and Snapback in Silicon-on-Insulator Devices

OT7U Single-Event Upset and Snapback in Silicon-on-Insulator Devices P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, G. L. Hash, B. L. Draper, and P. S. Winokur Sandia National Laboratories Albuquerque, New

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

Standard Products UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016 The most important thing we build is trust FEATURES to Power supply operation Guaranteed pin-to-pin and part-to-part

Multiple Bit Upsets and Error Mitigation in Ultra Deep Submicron SRAMs

Micro-DC Microelectronics esearch Development Corporation Multiple Bit Upsets and Error Mitigation in Ultra Deep Submicron SAMs NSEC 2008 17 July 2008 D.G.Mavis 1, P.H.Eaton 1, M.D.Sibley 1,.C.Lacoe 2,

DATASHEET ISL70024SEH, ISL73024SEH. Features. Applications. Related Literature. 200V, 7.5A Enhancement Mode GaN Power Transistor

DATASHEET 2V, 7.5A Enhancement Mode GaN Power Transistor FN8976 Rev.4. The ISL724SEH and ISL7324SEH are 2V N-channel enhancement mode GaN power transistors. These GaN FETs have been characterized for destructive

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 21: April 4, 2017 Memory Overview, Memory Core Cells Penn ESE 570 Spring 2017 Khanna Today! Memory " Classification " ROM Memories " RAM Memory

Features OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF

DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers

Total Ionizing Dose Test Report. No. 11T-RT3PE3000L-CG896-QHR8G

Total Ionizing Dose Test Report No. 11T-RT3PE3000L-CG896-QHR8G October 2011 Table of Contents I. Summary Table... 3 II. Total Ionizing Dose (TID) Testing... 3 A. Device-Under-Test (DUT) and Irradiation

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

Thermal Resistance Measurement

Optotherm, Inc. 2591 Wexford-Bayne Rd Suite 304 Sewickley, PA 15143 USA phone +1 (724) 940-7600 fax +1 (724) 940-7611 www.optotherm.com Optotherm Sentris/Micro Application Note Thermal Resistance Measurement

MR48V256A GENERAL DESCRIPTION FEATURES PRODUCT FAMILY. PEDR48V256A-06 Issue Date: Oct. 17, 2011

32,768-Word 8-Bit FeRAM (Ferroelectric Random Access Memory) PEDR48V256A-06 Issue Date: Oct. 17, 2011 GENERAL DESCRIPTION The is a nonvolatile 32,768-word x 8-bit ferroelectric random access memory (FeRAM)

Introduction to CMOS VLSI Design Lecture 1: Introduction

Introduction to CMOS VLSI Design Lecture 1: Introduction David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Introduction Integrated circuits: many transistors

3.3 V 64K X 16 CMOS SRAM

September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High

Semiconductor Memories

Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

DPA-Resistance without routing constraints?

Introduction Attack strategy Experimental results Conclusion Introduction Attack strategy Experimental results Conclusion Outline DPA-Resistance without routing constraints? A cautionary note about MDPL

5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4

August 2001 AS4C1M16F5 5V 1M 16 CMOS DRAM (fast-page mode) Features Organization: 1,048,576 words 16 bits High speed - 45/50/60 ns access time - 20/20/25 ns fast page cycle time - 10/12/15 ns CAS access

DATASHEET ISL7457SRH. Features. Related Literature. Applications. Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver

DATASHEET ISL747SRH Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver FN6874 Rev.3.00 The ISL747SRH is a radiation hardened, SEE hardened, high speed, non-inverting, quad CMOS driver. It

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

Standard Products UT54AS190/UT54ATS190 Synchronous 4-Bit Up-Down BD ounters Datasheet November 2010 www.aeroflex.com/logic FEATURES Single down/up count control line Look-ahead circuitry enhances speed

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

CD40160BM CD40160BC Decade Counter with Asynchronous Clear CD40161BM CD40161BC Binary Counter with Asynchronous Clear CD40162BM CD40162BC Decade Counter with Synchronous Clear CD40163BM CD40163BC Binary

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display

DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide

512K x 32 Static RAM Features High speed t AA = 8 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs and

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER

Introduction. Simulation methodology. Simulation results

Introduction Simulation methodology Simulation results Conclusion and Perspectives Introduction Simulation methodology Simulation results Conclusion and Perspectives Radiation induced particles Solar Flare

DATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information

DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev.00 August 00 The HS-0RH and HS-0RH are radiation hardened analog

Single Event Latchup in 65 nm CMOS SRAMs

Single Event Latchup in 65 nm CMOS SRAMs J. M. Hutson 1, A. D. Tipton 1, J. A. Pellish 1, G. Boselli 2, M. A. Xapsos 3, H. Kim 3, M. Friendlich 3, M. Campola 3, S. Seidleck 3, K. LaBel 3, A. Marshall 2,

ECE-470 Digital Design II Memory Test. Memory Cells Per Chip. Failure Mechanisms. Motivation. Test Time in Seconds (Memory Size: n Bits) Fault Types

ECE-470 Digital Design II Memory Test Motivation Semiconductor memories are about 35% of the entire semiconductor market Memories are the most numerous IPs used in SOC designs Number of bits per chip continues

EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture. Rajeevan Amirtharajah University of California, Davis

EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: PDP, EDP, Intersignal Correlations, Glitching, Top

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

Estec final presentation days 2018

Estec final presentation days 2018 Background VESPER Facility Conclusion & Outlook Jovian environment Radiation Effects VESPER history VESPER status Overview Experimental Results External Campaign Summary

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch General Description The CD4723B is a dual 4-bit addressable latch with common control inputs including two address

Introduction to Side Channel Analysis. Elisabeth Oswald University of Bristol

Introduction to Side Channel Analysis Elisabeth Oswald University of Bristol Outline Part 1: SCA overview & leakage Part 2: SCA attacks & exploiting leakage and very briefly Part 3: Countermeasures Part

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity

Topics. CMOS Design Multi-input delay analysis. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Topics CMO Design Multi-input delay analysis pring 25 Transmission Gate OUT Z OUT Z pring 25 Transmission Gate OUT When is low, the output is at high impedance When is high, the output follows However,

9-Channel 64steps Constant-Current LED Driver with SPI Control. Features

BCT3119 with SPI Control General Description The BCT3119 is a constant current driver incorporating shift register and data latch. This CMOS device is designed for LED display applications. The max output

In-System Serial Programming (ISSP) Guide

CY3207ISSP In-System Serial Programming (ISSP) Guide Spec. # 001-15301 Rev. ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch General Description These high speed octal D-type latches utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D19 Supersedes data of 1997 Jun 2 22 May 22 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS Line

Digital Electronics I

References Digital Electronics I Katz, R.H. (2004). Contemporary logic design. Benjamin/Cummings. Hayes, J.P. (1993). Introduction to digital logic design. Addison-Wesley. Horowitz, P. & Hill, W. (1989).

Neutron Beam Testing Methodology and Results for a Complex Programmable Multiprocessor SoC

Masthead Logo Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2019-03-01 Neutron Beam Testing Methodology and Results for a Complex Programmable Multiprocessor SoC Jordan Daniel

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer General Description This 8-channel digital multiplexer with TRI-STATE outputs utilizes advanced silicon-gate CMOS technology Along with the high noise

In-System Serial Programming (ISSP) Guide

CY3207ISSP In-System Serial Programming (ISSP) Guide Doc. # 001-15301 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

Lecture 16: Circuit Pitfalls

Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout

MS4525HRD (High Resolution Digital) Integrated Digital Pressure Sensor (24-bit Σ ADC) Fast Conversion Down to 1 ms Low Power, 1 µa (standby < 0.15 µa)

Integrated Digital Pressure Sensor (24-bit Σ ADC) Fast Conversion Down to 1 ms Low Power, 1 µa (standby < 0.15 µa) Supply Voltage: 1.8 to 3.6V Pressure Range: 1 to 150 PSI I 2 C and SPI Interface up to

An Autonomous Nonvolatile Memory Latch

Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 87107 Tel: 505-842-8007 Fax: 505-842-0366 e-mail: radiant@ferrodevices.com www.ferrodevices.com An Autonomous Nonvolatile Memory

Reliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance

Reliability Testing The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms.

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND

Administrative Stuff

EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN

Memory Thermal Management 101

Memory Thermal Management 101 Overview With the continuing industry trends towards smaller, faster, and higher power memories, thermal management is becoming increasingly important. Not only are device

P300. Technical Manual I/Os, 240 solenoid drivers th Street, Davis, CA 95616, USA Tel: Fax:

00+ I/Os, 0 solenoid drivers Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIHT, i-engine, A-Engine, R-Engine and ACTF are trademarks of

Radiation-Induced Multi-Bit Upsets in Xilinx SRAM-Based FPGAs

1 Radiation-Induced Multi-Bit Upsets in Xilinx SRAM-Based FPGAs Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey, Sana Rezgui, Carl Carmichael Abstract This paper provides a methodology for estimating