LOGIC CIRCUITS. Basic Experiment and Design of Electronics


 Marion Spencer
 11 months ago
 Views:
Transcription
1 Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. School of Mechanical Engineering Pusan National University
2 Outline Combinational logic circuits Output depends on only the present inputs; not on the past inputs Multiplex ROM Decoder RAM PLD Sequential logic circuits Output depends on both the present and past inputs; hence having memory function Flipflops Counters 2
3 Combinational logic circuits (modules) Multiplex ROM Decoder RAM PLD 3
4 Calculator Input Output Decimal 4 bits Encoder CPU Decoder BCD 4 bits BCD 7 bits Key pad 7sement display 4
5 Half adder (HA) 2 inputs: and 3 outputs: (sum, LSB) and (carry, MSB) C OUT Y S Y Y Y Y C OUT S Y HA S C OUT Y S C OUT 5
6 Full adder (FA) 3 inputs:,, and 2 outputs: and C Y Y C C OUT S FA S C OUT Y S YC C ( YC ( Y C YC YC Y C YC ) ( Y C Z Z Z OUT YC YC YC Y C Y C Y C Y ( C Y C YC YC ) ( YC ( ) C YC ( Y ) ) C ( Y ) YC ) YC YC ( Y ( Y YC [ ( Y Y ) Y ( )] Y ) ) YC YC Y ) Y ( C YC C YC HA HA Y S ) C Y C OUT 6
7 For the output : YC S YC YC Y C For the output : YC YC Y C S YC C OUT C OUT Y C Y C Y C Y ( C Y C ( [ ( Y Y ) Y ( ) C ( YC Y ) Y ) ( Y Y ) )] 7
8 Multiplexers Selecting one of many inputs (also called data selectors) Consisting of 2 data lines, address lines, output, enable control input Ex) 4to MU 8
9 ROM Readonly memory Holding information in storage ( memory ) that cannot be altered but can be read by a logic circuit Consisting 2 cells = # of address lines = # of bits in each word stored in ROM When an address line is selected, the binary word corresponding to the address selected appears at the output c.f., EPROM (erasable programmable ROM) Ex) 2 4 ROM 9
10 Ex) 8word 4bit (or 2 4)ROM A B C F F F 2 F 3 typical data stored in ROM (2 3 words of 4bits each)
11 Decoder Identifying, recognizing, and detecting a particular code decoder inputs 2 input codes Representing a binary number Activating only the output that corresponds to that input number outputs Activated (HIGH) with only one of the outputs for each input code LOW for the other outputs Ex) 3 8 decoder, 4 (BCDtodecimal) decoder, BCDto7 segment decoder N inputs 2 Decoder Y Y Y 2 M outputs N Y M 2 N input codes Only one output is HIGH for each input code
12 Ex) 2 4 decoder A B A B 2 4 decoder Y Y Y 2 Y 3 Y Y Y 2 Y 3 2
13 Ex) 3 8 decoder a b c y y y 2 y 3 y 4 y 5 y 6 y 7 3
14 Ex) BCDtodecimal decoder 74LS42, 74HC42 BCD Input Decimal Output A B C D activelow outputs 4
15 Decoder and RAM Commonly used for address decoding or memory expansion Ex) 2to4 decoder SRAM (static random access, or read and write, memory) 5
16 Encoder Opposite to the decoding process Only one of input lines is activated at a given time Producing an bit output code M inputs only one HIGH at a time 2 Encoder Y Y Y 2 Nbit output code M Y N 6
17 Ex) 8 3 decoder y y y 2 y 3 y 4 y 5 y 6 y 7 a b c d 7
18 Ex) DecimaltoBCD encoder +5 V Switch on 3: ABCD = Switch on 7: ABCD = A B C D 8
19 PLD Programmable logic device PROM (programmable readonly memory) PLA (programmable logic array) PAL/GAL (programmable array logic/generic array logic) Arrays of gates (e.g., AND and OR gates) having interconnections that can be programmed to perform a specific logical function Programming language: hardware description languages (HDLs) Used for various digital logic designs 9
20 Timing diagram 2
21 Sequential logic circuits Combinational logic circuits provide outputs that are based on a combination of present inputs only Sequential logic circuits depend on present and past input values (it memorizes!) Being able to store information 2
22 Flipflops Basic information storage device in a digital circuit Many different varieties of flipflops RS FF D FF JK FF T FF Common characteristics Bistable device Remaining in one of two stable states ( and ) until appropriate conditions cause FF to change state Memory element Two outputs; complement ( ) and uncomplement ( ) outputs Synchronous operation by a clock signal Asynchronous operation Independent of the clock Level sensitive ( Latch ) 22
23 RS filpflop Two inputs ( set and reset ), two outputs ( and, called the state of FF) Requiring the FF to set and reset at the same time! Time delays! 23
24 24
25 Ex) Initial state (then, ; apply SET becomes ; still SET Crosscoupled feedback from outputs and to the input of the NAND gates is such that the set condition sustains itself 25
26 RS FF with enable ( ), preset ( ), and clear ( ) inputs or is effective only when Synchronizing signal Direct inputs and allow the user to preset or clear the FF at any time (asynchronous operation) (preset) when (cleared) when 26
27 Delay latch (or delay element) An extension of RS FF Always SET whenever Prohibiting ; eliminating input Once, FF is latched to the previous value of the input ( memory ) and delays the output by one clock count w.r.t. the input No change 27
28 D flipflop An extension of data latch with two RS FFs Changing state only on the positive edge of the clock (leading or positive edgetriggered) Similarly, trailing or negative edgetriggered D FF indicating leading edgetrigger 28
29 D Q D C Q CLK D Q Q D CLK Q Q Q CLK Q Q 29
30 JK flipflop J Q CLK K Q J K Q No change Reset Set Toggle J Q CLK K Q J K CLK Q 3
31 indicating trailing edgetrigger (no change) 3
32 Master/slave FF Master Slave J K Q n+ J Q CLK K Q J Q CLK K Q Q n (no change) Reset Set Q n (toggle) CLK t n master t n+ slave J K Q 32
33 33
34 T flipflop JK FF with its inputs tied together 34
35 + V CC Q D Q J Q T T CLK Q T CLK Q K Q T Q EN T J CLK Q EN K Q Q 35
36 3bit binary up counter Force a RESET 36
37 Decade counter Count from to 9 and then RESET Impractical due to propagation delays 37
38 Ripple counter Consists of a cascade of 3 JK FFs 38
39 Rippleup counter Asynchronous counter CLK Q (LSB) Q Q 2 Q Q T Q T Q 2 T 2 Q Q 2 Q Q Q Q T Q T Q 2 T 2 Q Q 39
40 Rippledown counter Asynchronous counter CLK Q (LSB) Q Q 2 Q Q T Q T Q 2 T 2 Q Q
41 Synchronous counter Q Q Q 2 Q 3 J Q J Q J 2 Q 2 J 3 Q 3 CLK CLK CLK CLK K K K 2 K 3 F F F 2 F 3 + V CC 4
42
43 Divider circuit 43
44 Synchronous counter 44
45 Ring counter 45
46 Parallel register The load input (clock) simultaneously transfers the parallel input binary word (store!) 46
47 Shift register 47
Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering
Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common
More informationSample Test Paper  I
Scheme G Sample Test Paper  I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fanin iii) Fanout b) Convert the following:
More informationSequential vs. Combinational
Sequential Circuits Sequential vs. Combinational Combinational Logic: Output depends only on current input TV channel selector (9) inputs system outputs Sequential Logic: Output depends not only on current
More informationDigital Electronics Circuits 2017
JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab incharge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design
More informationSIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I  SEMESTER
SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534 007 DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I  SEMESTER DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING DIGITAL
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits FlipFlops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES
More informationDigital Logic: Boolean Algebra and Gates. Textbook Chapter 3
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 022 Truth Table The most basic representation of a logic function Lists the output for all possible
More informationKUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE
Estd1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 9 Sections 91 thru 95 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ET285 Agenda Week 2 Quiz 0: Covered
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edgetriggered Registers L13 Memory 1 General Table Lookup Synthesis
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering TIMING ANALYSIS Overview Circuits do not respond instantaneously to input changes
More informationDIGITAL LOGIC DESIGN
DIGITAL LOGIC DESIGN NUMBERS SYSTEMS AND CODES Any number in one base system can be converted into another base system Types 1) decimal to any base 2) Any base to decimal 3) Any base to Any base Complements
More informationCOEN 312 DIGITAL SYSTEMS DESIGN  LECTURE NOTES Concordia University
1 OEN 312 DIGIAL SYSEMS DESIGN  LEURE NOES oncordia University hapter 6: Registers and ounters NOE: For more examples and detailed description of the material in the lecture notes, please refer to the
More informationBoolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?
Digital Logic Appendix A Gates Combinatorial Circuits Sequential Circuits Other operations NAND A NAND B = NOT ( A ANDB) = AB NOR A NOR B = NOT ( A ORB) = A + B Truth tables What is the result of the operation
More informationShift Register Counters
Shift Register Counters Shift register counter: a shift register with the serial output connected back to the serial input. They are classified as counters because they give a specified sequence of states.
More informationEECS150  Digital Design Lecture 18  Counters
EECS150  Digital Design Lecture 18  Counters October 24, 2002 John Wawrzynek Fall 2002 EECS150  Lec18counters Page 1 Counters Special sequential circuits (FSMs) that sequence though a set outputs.
More informationPreparation of Examination Questions and Exercises: Solutions
Questions Preparation of Examination Questions and Exercises: Solutions. bit Subtraction: DIF = B  BI B BI BO DIF 2 DIF: B BI 4 6 BI 5 BO: BI BI 4 5 7 3 2 6 7 3 B B B B B DIF = B BI ; B = ( B) BI ( B),
More informationBoolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra
Digital Logic Appendix A Gates Combinatorial Circuits Sequential Circuits George Boole ideas 1854 Claude Shannon, apply to circuit design, 1938 (piirisuunnittelu) Describe digital circuitry function programming
More informationIntroduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison
Introduction to Computer Engineering CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison Chapter 3 Digital Logic Structures Slides based on set prepared by
More informationIntroduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010
EE 224: INTROUCTION TO IGITAL CIRCUITS & COMPUTER ESIGN Lecture 6: Sequential Logic 3 Registers & Counters 05/10/2010 Avinash Kodi, kodi@ohio.edu Introduction 2 A FlipFlop stores one bit of information
More informationLecture 3 Review on Digital Logic (Part 2)
Lecture 3 Review on Digital Logic (Part 2) Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ ircuit Optimization Simplest implementation ost criterion literal
More informationWORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of
27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering SEQUENTIAL CIRCUITS: LATCHES Overview Circuits require memory to store intermediate
More informationDesign of Sequential Circuits
Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable
More informationDigital Electronics Sequential Logic
/5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest
More informationLecture 14: State Tables, Diagrams, Latches, and Flip Flop
EE210: Switching Systems Lecture 14: State Tables, Diagrams, Latches, and Flip Flop Prof. YingLi Tian Nov. 6, 2017 Department of Electrical Engineering The City College of New York The City University
More informationEECS150  Digital Design Lecture 23  FSMs & Counters
EECS150  Digital Design Lecture 23  FSMs & Counters April 8, 2010 John Wawrzynek Spring 2010 EECS150  Lec22counters Page 1 Onehot encoding of states. One FF per state. State Encoding Why onehot encoding?
More informationDept. of ECE, CIT, Gubbi Page 1
Verification: 1) A.B = A + B 7404 7404 7404 A B A.B A.B 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 A B A B A + B 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1 1 1 0 0 0 2) A+B = A. B 7404 7404 7404 A B A+B A+B 0 0 0 1 0 1 1 0 1
More informationMenu. 7Segment LED. Misc. 7Segment LED MSI Components >MUX >Adders Memory Devices >DFF, RAM, ROM Computer/Microprocessor >GCPU
Menu 7Segment LED MSI Components >MUX >Adders Memory Devices >DFF, RAM, ROM Computer/Microprocessor >GCPU Look into my... 1 7Segment LED a b c h GND c g b d f a e h Show 7segment LED in LogicWorks,
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More informationBoolean Algebra and Digital Logic 2009, University of Colombo School of Computing
IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of
More informationCOMBINATIONAL LOGIC FUNCTIONS
COMBINATIONAL LOGIC FUNCTIONS Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends only on the present
More informationCS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati
CS221: Digital Design Counter&Registers Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati Outline Counter : Synchronous Vs Asynchronous Counter: Finite it State t Machine Mhi A register
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationExam for Physics 4051, October 31, 2008
Exam for Physics 45, October, 8 5 points  closed book  calculators allowed  show your work Problem : (6 Points) The 4 bit shift register circuit shown in Figure has been initialized to contain the following
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Digital logic circuits BINARY NUMBER SYSTEM electronic circuits that handle information encoded in binary form (deal with signals that have only two values, and ) Digital. computers,
More information6 Synchronous State Machine Design
Design of synchronous counters. Based on the description of the problem, determine the required number n of the FFs  the smallest value of n is such that the number of states N 2 n and the desired counting
More informationReview: Designing with FSM. EECS Components and Design Techniques for Digital Systems. Lec09 Counters Outline.
Review: Designing with FSM EECS 150  Components and Design Techniques for Digital Systems Lec09 Counters 92804 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley
More informationGates and FlipFlops
Gates and FlipFlops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation
More informationTYPICAL QUESTIONS & ANSWERS
TYPICAL QUESTIONS & ANSWERS PART  I OJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAN gate output will be low if the two inputs
More informationExperiment 9 Sequential Circuits
Introduction to Counters Experiment 9 Sequential Circuits The aim of this experiment is to familiarize you, frst with the basic sequential circuit device called a fip fop, and then, with the design and
More informationUMBC. At the system level, DFT includes boundary scan and analog test bus. The DFT techniques discussed focus on improving testability of SAFs.
Overview Design for testability(dft) makes it possible to: Assure the detection of all faults in a circuit. Reduce the cost and time associated with test development. Reduce the execution time of performing
More informationEECS150  Digital Design Lecture 23  FFs revisited, FIFOs, ECCs, LSFRs. Crosscoupled NOR gates
EECS150  Digital Design Lecture 23  FFs revisited, FIFOs, ECCs, LSFRs April 16, 2009 John Wawrzynek Spring 2009 EECS150  Lec24blocks Page 1 Crosscoupled NOR gates remember, If both R=0 & S=0, then
More informationCombinational vs. Sequential. Summary of Combinational Logic. Combinational device/circuit: any circuit built using the basic gates Expressed as
Summary of Combinational Logic : Computer Architecture I Instructor: Prof. Bhagi Narahari Dept. of Computer Science Course URL: www.seas.gwu.edu/~bhagiweb/cs3/ Combinational device/circuit: any circuit
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationEECS150  Digital Design Lecture 16 Counters. Announcements
EECS150  Digital Design Lecture 16 Counters October 20, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://wwwinst.eecs.berkeley.edu/~cs150 Fall 2011
More informationCMPE12  Notes chapter 1. Digital Logic. (Textbook Chapter 3)
CMPE12  Notes chapter 1 Digital Logic (Textbook Chapter 3) Transistor: Building Block of Computers Microprocessors contain TONS of transistors Intel Montecito (2005): 1.72 billion Intel Pentium 4 (2000):
More informationDigital Design. Sequential Logic
Principles Of igital esign Chapter 6 Sequential Logic Chapter preview Boolean algebra 3 Logic gates and flipflops 3 Finitestate machine 6 Logic design techniques 4 Sequential design techniques 6 Binary
More informationNTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch
NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch Description: The NTE74176 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationA Guide. Logic Library
Logic A Guide To The Logic Library SystemView by ELANIX Copyright 19942005, Eagleware Corporation All rights reserved. EaglewareElanix Corporation 3585 Engineering Drive, Suite 150 Norcross, GA 30092
More informationDecoding A Counter. svbitec.wordpress.com 1
ecoding A ounter ecoding a counter involves determining which state in the sequence the counter is in. ifferentiate between activehigh and activelow decoding. ActiveHIGH decoding: output HIGH if the
More informationSpiral 21. Datapath Components: Counters Adders Design Example: Crosswalk Controller
2. piral 2 Datapath Components: Counters s Design Example: Crosswalk Controller 2.2 piral Content Mapping piral Theory Combinational Design equential Design ystem Level Design Implementation and Tools
More informationTestability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.
Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What
More informationState and Finite State Machines
State and Finite State Machines See P&H Appendix C.7. C.8, C.10, C.11 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register
More informationLOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Eperiment and Design of Electronics LOGIC GATES Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Boolean algebra Logic gates Karnaugh maps
More informationChapter 4: Designing Combinational Systems Uchechukwu Ofoegbu
Chapter 4: Designing Combinational Systems Uchechukwu Ofoegbu Temple University Gate Delay ((1.1).1) ((1.0).0) ((0.1).1) ((0.1).0) ((1.1) = 1 0 s = sum c out carryout a, b = added bits C = carry in a
More informationUNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables
UNIT 8 Computer Circuitry: Layers of bstraction 1 oolean Logic & Truth Tables Computer circuitry works based on oolean logic: operations on true (1) and false (0) values. ( ND ) (Ruby: && ) 0 0 0 0 0 1
More informationPropositional Logic. Logical Expressions. Logic Minimization. CNF and DNF. Algebraic Laws for Logical Expressions CSC 173
Propositional Logic CSC 17 Propositional logic mathematical model (or algebra) for reasoning about the truth of logical expressions (propositions) Logical expressions propositional variables or logical
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual InLine Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
BCD DECADE COUNTERS/ 4BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are highspeed 4bit synchronous counters. They are edgetriggered, synchronously presettable, and cascadable MSI building blocks
More informationENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF
ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter Timing diagram of a DFF Lab 3 Gate Timing difference timing for difference kind of gate, cost dependence (1) Setup Time = t2t1 (2) Propagation
More informationVidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution
. (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationLecture 10: Synchronous Sequential Circuits Design
Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flipflops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple
More informationSequential Circuits. CS/EE 3700 : Fundamentals of Digital System Design
Sequential Circuits CS/EE 37 : Fundamentals of igital System esign Chris J. Myers Lecture 7: Flipflops, Registers, Counters Chapter 7 Combinational output depends only on the input. Sequential output
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 6  Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept
More informationDesign at the Register Transfer Level
Week7 Design at the Register Transfer Level Algorithmic State Machines Algorithmic State Machine (ASM) q Our design methodologies do not scale well to realworld problems. q 232  Logic Design / Algorithmic
More informationChapter 6 FlipFlops, and Registers
FlipFlops, and Registers Chapter Overview Up to this point we have focused on combinational circuits, which do not have memory. We now focus on circuits that have state or memory. These are called sequential
More informationCombinational Logic. By : Ali Mustafa
Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output
More information6. Finite State Machines
6. Finite State Machines 6.4x Computation Structures Part Digital Circuits Copyright 25 MIT EECS 6.4 Computation Structures L6: Finite State Machines, Slide # Our New Machine Clock State Registers k Current
More informationDigital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.
CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l KMaps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!
More informationOverview of Chapter 4
Overview of hapter 4 Types of Sequential ircuits Storage Elements Latches FlipFlops Sequential ircuit Analysis State Tables State Diagrams Sequential ircuit Design Specification Assignment of State odes
More informationCMSC 313 Lecture 25 Registers Memory Organization DRAM
CMSC 33 Lecture 25 Registers Memory Organization DRAM UMBC, CMSC33, Richard Chang A75 FourBit Register Appendix A: Digital Logic Makes use of tristate buffers so that multiple registers
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
More informationSequential Circuit Analysis
Sequential Circuit Analysis Last time we started talking about latches and flipflops, which are basic onebit memory units. Today we ll talk about sequential circuit analysis and design. First, we ll
More informationCS/COE0447: Computer Organization
Logic design? CS/COE0447: Computer Organization and Assembly Language Logic Design Review Digital hardware is implemented by way of logic design Digital circuits process and produce two discrete values:
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COMBINATIONAL LOGIC DESIGN: ARITHMETICS (THROUGH EXAMPLES) 2016/2017 COMBINATIONAL LOGIC DESIGN:
More informationCPS 104 Computer Organization and Programming Lecture 11: Gates, Buses, Latches. Robert Wagner
CPS 4 Computer Organization and Programming Lecture : Gates, Buses, Latches. Robert Wagner CPS4 GBL. RW Fall 2 Overview of Today s Lecture: The MIPS ALU Shifter The Tristate driver Bus Interconnections
More informationper chip (approx) 1 SSI (Small Scale Integration) Up to 99
Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. Scales of Integration (Basic) Various steps involved
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationLecture A: Logic Design and Gates
Lecture A: Logic Design and Gates Syllabus My office hours 9.1510.35am T,Th or gchoi@ece.tamu.edu 333G WERC Text: Brown and Vranesic Fundamentals of Digital Logic,» Buy it.. Or borrow it» Other book:
More informationSequential Logic. Road Traveled So Far
Comp 2 Spring 25 2/ Lecture page Sequential Logic These must be the slings and arrows of outrageous fortune ) Synchronous as an implementation of Sequential 2) Synchronous Timing Analysis 3) Single synchronous
More informationProgrammable Logic Devices
Programmable Logic Devices Mohammed Anvar P.K AP/ECE AlAmeen Engineering College PLDs Programmable Logic Devices (PLD) General purpose chip for implementing circuits Can be customized using programmable
More informationEECS 579: Logic and Fault Simulation. Simulation
EECS 579: Logic and Fault Simulation Simulation: Use of computer software models to verify correctness Fault Simulation: Use of simulation for fault analysis and ATPG Circuit description Input data for
More informationMenu. MasterSlave FlipFlop
Menu Clocks and Masterlave FlipFlops JK and other FlipFlops Truth table & excitation table Adders (see [Lam: pg 130]) Counters Look into my... 1 CLK Masterlave FlipFlop Masterlave Latch/FlipFlop
More informationCS221: Digital Design. Indian Institute of Technology Guwahati
CS221: Digital Design FlipFlop&Register Flop Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati Outline Level Sensitive (Latch) vsedge Sensitive (Flip Flop) Master Slave Flip Flop
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationELE2120 Digital Circuits and Systems. Tutorial Note 9
ELE2120 Digital Circuits and Systems Tutorial Note 9 Outline 1. Exercise(1) Sequential Circuit Analysis 2. Exercise (2) Sequential Circuit Analysis 3. Exercise (3) Sequential Circuit Analysis 4. Ref. Construction
More information8BIT SYNCHRONOUS BINARY UP COUNTER
8BIT SYNCHRONOUS BINARY UP COUNTER FEATURES DESCRIPTION 700MHz min. count frequency Extended 100E VEE range of 4.2V to.v 1000ps to Q, Internal, gated feedback 8 bits wide Fully synchronous counting and
More informationLaboratory Exercise #8 Introduction to Sequential Logic
Laboratory Exercise #8 Introduction to Sequential Logic ECEN 248: Introduction to Digital Design Department of Electrical and Computer Engineering Texas A&M University 2 Laboratory Exercise #8 1 Introduction
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Sequential Circuits Latches and Flip Flops Analysis of Clocked Sequential Circuits HDL Optimization Design Procedure Sequential Circuits Various definitions Combinational
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationChapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction
Chapter 5 igital systems digital system is any machine that processes information encoded in the form of digits. Modern digital systems use binary digits, encoded as voltage levels. Two voltage levels,
More informationUnit 3 Session  9 DataProcessing Circuits
Objectives Unit 3 Session  9 DataProcessing Design of multiplexer circuits Discuss multiplexer applications Realization of higher order multiplexers using lower orders (multiplexer trees) Introduction
More informationFaculty of Engineering. FINAL EXAMINATION FALL 2008 (December2008) ANSWER KEY
1 McGill University Faculty of Engineering DIGITAL SYSTEM DESIGN ECSE323 FINAL EXAMINATION FALL 2008 (December2008) ANSWER KEY STUDENT NAME McGILL I.D. NUMBER Examiner: Prof. J. Clark Signature: Associate
More informationAppendix A: Digital Logic. CPSC 352 Computer Organization
 CPSC 352 Computer Organization 2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties of oolean lgebra.6 The SumofProducts Form, and Logic Diagrams.7 The
More informationAnalog & Digital Electronics Laboratory. Code  CS391. Lab Manual
Analog & Digital Electronics Laboratory Code  CS391 Lab Manual EXPERIMENT: 1 LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various ICs and their specification.
More informationImplementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
V. G. Santhi Swaroop et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
More informationUsing the NOT realization from the NAND, we can NOT the output of the NAND gate making it a NOT NOT AND or simply an AND gate.
CSC 216 NAND/NOR Equivalents and Flip/Flops Dr. Anthony S. Pyzdrowski 10/28/2016 The NAND gate is a NOT AND gate. It is false when all inputs are true and true otherwise. The NOR gate is a NOT OR gate.
More information