CAT24C kb I 2 C CMOS Serial EEPROM

Size: px
Start display at page:

Download "CAT24C kb I 2 C CMOS Serial EEPROM"

Transcription

1 k I 2 MO rial ROM sription h is a 256 k rial MO ROM, intrnally organizd as 32,768 words of 8 its ah. It faturs a 64 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and Fast lus (1 MHz) I 2 protool. Writ oprations an inhiitd y taking th W pin High (this protts th ntir mmory). xtrnal addrss pins mak it possil to addrss up to ight dvis on th sam us. On hip (rror orrtion od) maks th dvi suital for high rliaility appliations.* Faturs upports tandard, Fast and Fast lus I 2 rotool 1.8 V to 5.5 V upply Voltag Rang 64 Byt ag Writ Buffr Hardwar Writ rottion for ntir Mmory hmitt riggrs and Nois upprssion Filtrs on I 2 Bus Inputs (L and ) Low owr MO hnology 1,000,000 rogram/ras yls 100 Yar ata Rtntion Industrial and xtndd mpratur Rang I, OI, O, MO 8 Lad and FN, UFN 8 ad akags his vi is Fr, Halogn Fr/BFR Fr, and RoH ompliant V FN 8** Z2 UFFIX 511M O 8 Y UFFIX 948L I 8 L UFFIX 646 IN ONFIGURION V OI 8 X UFFIX 751B OI 8 W UFFIX 751B V W L I (L), OI (W, X), O (Y), FN (Z2)**, UFN (HU4), MO (Z) For th loation of in 1, plas onsult th orrsponding pakag drawing. ** Not rommndd for nw dsigns UFN 8 HU4 UFFIX 517Z MO 8 Z UFFIX 846 L IN FUNION 2, 1, in Nam 0, 1, 2 Funtion vi ddrss W L rial ata rial lok V Figur 1. Funtional ymol W V V Writ rott owr upply Ground * vailal for Nw rodut (Rv. ) h xposd pad for th FN/UFN pakags an lft floating or onntd to Ground. ORRING INFORMION dtaild ordring and shipping information in th pakag dimnsions stion on pag 18 of this data sht. miondutor omponnts Industris, LL, 2014 January, 2014 Rv uliation Ordr Numr: 24256/

2 24256 al 1. BOLU MXIMUM RING aramtrs Ratings Units torag mpratur 65 to +150 Voltag on any in with Rspt to Ground (Not 1) 0.5 to +6.5 V trsss xding thos listd in th Maximum Ratings tal may damag th dvi. If any of ths limits ar xdd, dvi funtionality should not assumd, damag may our and rliaility may afftd. 1. h input voltag on any pin should not lowr than 0.5 V or highr than V V. uring transitions, th voltag on any pin may undrshoot to no lss than 1.5 V or ovrshoot to no mor than V V, for priods of lss than 20 ns. al 2. RLIBILIY HRRII (Not 2) ymol aramtr Min Units N N (Nots 3, 4) nduran 1,000,000 rogram/ras yls R ata Rtntion 100 Yars 2. hs paramtrs ar tstd initially and aftr a dsign or pross hang that affts th paramtr aording to appropriat Q100 and J tst mthods. 3. ag Mod, V = 5 V, h nw produt rvision () uss (rror orrtion od) logi with 6 its to orrt on it rror in 4 data yts. hrfor, whn a singl yt has to writtn, 4 yts (inluding th its) ar r programmd. It is rommndd to writ y multipl of 4 yts in ordr to nfit from th maximum numr of writ yls. al 3... ORING HRRII Matur rodut (Rv ) (V = 2.5 V to 5.5 V, = 40 to +125, and V = 1.8 V to 5.5 V, = 40 to +85, unlss othrwis spifid.) ymol aramtr st onditions Min Max Units I R Rad urrnt Rad, f L = 400 khz 1 m I Writ urrnt Writ, f L = 400 khz 3 m I B tandy urrnt ll I/O ins at GN or V = 40 to = 40 to I L I/O in Lakag in at GN or V = 40 to = 40 to V IL Input Low Voltag 0.5 V x 0.3 V V IH Input High Voltag V x 0.7 V V V OL1 Output Low Voltag V 2.5 V, I OL = 3.0 m 0.4 V V OL2 Output Low Voltag V < 2.5 V, I OL = 1.0 m 0.2 V al 4. IN IMN HRRII Matur rodut (Rv ) (V = 2.5 V to 5.5 V, = 40 to +125, and V = 1.8 V to 5.5 V, = 40 to +85, unlss othrwis spifid.) ymol aramtr onditions Max Units IN (Not 5) I/O in apaitan V IN = 0 V 8 pf IN (Not 5) Input apaitan (othr pins) V IN = 0 V 6 pf I W (Not 6) W Input urrnt V IN < V IH, V = 5.5 V 130 V IN < V IH, V = 3.3 V 120 V IN < V IH, V = 1.8 V 80 V IN > V IH 1 5. hs paramtrs ar tstd initially and aftr a dsign or pross hang that affts th paramtr aording to appropriat Q100 and J tst mthods. 6. Whn not drivn, th W pin is pulld down to GN intrnally. For improvd nois immunity, th intrnal pull down is rlativly strong; thrfor th xtrnal drivr must al to supply th pull down urrnt whn attmpting to driv th input HIGH. o onsrv powr, as th input lvl xds th trip point of th MO input uffr (~ 0.5 x V ), th strong pull down rvrts to a wak urrnt sour. h varial W input impdan is availal only for i Rv. and highr. 2

3 24256 al 5... ORING HRRII Nw rodut (Rv ) (Not 7) (V = 1.8 V to 5.5 V, = 40 to +85 and V = 2.5 V to 5.5 V, = 40 to +125, unlss othrwis spifid.) ymol aramtr st onditions Min Max Units I R Rad urrnt Rad, f L = 400 khz/1 MHz 1 m I W Writ urrnt 3 m I B tandy urrnt ll I/O ins at GN or V = 40 to = 40 to I L I/O in Lakag in at GN or V = 40 to = 40 to V IL1 Input Low Voltag 2.5 V V 5.5 V V V V IL2 Input Low Voltag 1.8 V V < 2.5 V V V V IH1 Input High Voltag 2.5 V V 5.5 V 0.7 V V V V IH2 Input High Voltag 1.8 V V < 2.5 V 0.75 V V V V OL1 Output Low Voltag V 2.5 V, I OL = 3.0 m 0.4 V V OL2 Output Low Voltag V < 2.5 V, I OL = 1.0 m 0.2 V al 6. IN IMN HRRII Nw rodut (Rv ) (Not 7) (V = 1.8 V to 5.5 V, = 40 to +85 and V = 2.5 V to 5.5 V, = 40 to +125, unlss othrwis spifid.) ymol aramtr onditions Max Units IN (Not 8) I/O in apaitan V IN = 0 V 8 pf IN (Not 8) Input apaitan (othr pins) V IN = 0 V 6 pf I W, I (Not 9) W Input urrnt, ddrss Input V IN < V IH, V = 5.5 V 75 urrnt ( 0, 1, 2 ) V IN < V IH, V = 3.3 V 50 V IN < V IH, V = 1.8 V 25 V IN > V IH 2 7. h nw produt Rv is idntifid y lttr or a ddiatd marking od on top of th pakag. 8. hs paramtrs ar tstd initially and aftr a dsign or pross hang that affts th paramtr aording to appropriat Q100 and J tst mthods. 9. Whn not drivn, th W, 0, 1, 2 pins ar pulld down to GN intrnally. For improvd nois immunity, th intrnal pull down is rlativly strong; thrfor th xtrnal drivr must al to supply th pull down urrnt whn attmpting to driv th input HIGH. o onsrv powr, as th input lvl xds th trip point of th MO input uffr (~ 0.5 x V ), th strong pull down rvrts to a wak urrnt sour. 3

4 24256 al 7... HRRII Matur rodut (Rv ) (Nots 10, 11) (V = 2.5 V to 5.5 V, = 40 to +125, and V = 1.8 V to 5.5 V, = 40 to +85, unlss othrwis spifid.) ymol aramtr tandard Fast Fast lus V = 2.5 V 5.5 V = 40 to +85 Min Max Min Max Min Max F L lok Frquny ,000 khz t H: R ondition Hold im s t LOW Low riod of L lok s t HIGH High riod of L lok s t U: R ondition tup im s t H: ata In Hold im s t U: ata In tup im ns t R (Not 12) and L Ris im 1, ns t F (Not 12) and L Fall im ns t U:O O ondition tup im s t BUF Bus Fr im Btwn O and R Units s t L Low to ata Out Valid s t H ata Out Hold im ns i (Not 12) Nois uls Filtrd at L and Inputs ns t U:W W tup im s t H:W W Hold im s t WR Writ yl im ms t U (Nots 12, 13) owr-up to Rady Mod ms 10.h produt Rv is idntifid y lttr or a ddiatd marking od on top of th pakag. 11. st onditions aording to.. st onditions tal. 12. std initially and aftr a dsign or pross hang that affts this paramtr. 13.t U is th dlay twn th tim V is stal and th dvi is rady to apt ommands. rodut paramtri prforman is indiatd in th ltrial haratristis for th listd tst onditions, unlss othrwis notd. rodut prforman may not indiatd y th ltrial haratristis if opratd undr diffrnt onditions. al 8... ONIION Input Lvls Input Ris and Fall ims Input Rfrn Lvls Output Rfrn Lvls Output Load 0.2 x V to 0.8 x V 50 ns 0.3 x V, 0.7 x V 0.5 x V urrnt our: I L = 3 m (V 2.5 V); I L = 1 m (V < 2.5 V); L = 100 pf 4

5 24256 al 9... HRRII Nw rodut (Rv ) (Nots 14, 15) (V = 1.8 V to 5.5 V, = 40 to +85 and V = 2.5 V to 5.5 V, = 40 to +125, unlss othrwis spifid.) ymol aramtr tandard V = 1.8 V 5.5 V Fast V = 1.8 V 5.5 V Fast lus V = 2.5 V 5.5 V = 40 to +85 Min Max Min Max Min Max F L lok Frquny ,000 khz t H: R ondition Hold im s t LOW Low riod of L lok s t HIGH High riod of L lok s t U: R ondition tup im s t H: ata In Hold im s t U: ata In tup im ns t R (Not 16) and L Ris im 1, ns t F (Not 16) and L Fall im ns t U:O O ondition tup im s t BUF Bus Fr im Btwn O and R Units s t L Low to ata Out Valid s t H ata Out Hold im ns i (Not 16) Nois uls Filtrd at L and Inputs ns t U:W W tup im s t H:W W Hold im s t WR Writ yl im ms t U (Nots 16, 17) owr-up to Rady Mod ms 14. st onditions aording to.. st onditions tal. 15.h Nw produt Rv is idntifid y lttr or a ddiatd marking od on top of th pakag. 16. std initially and aftr a dsign or pross hang that affts this paramtr. 17.t U is th dlay twn th tim V is stal and th dvi is rady to apt ommands. 5

6 24256 owr-on Rst (OR) h i Rv. inorporats owr On Rst (OR) iruitry whih protts th intrnal logi against powring up in th wrong stat. h dvi will powr up into tandy mod aftr V xds th OR triggr lvl and will powr down into Rst mod whn V drops low th OR triggr lvl. his i dirtional OR havior protts th dvi against rown out failur, following a tmporary loss of powr. in sription L: h rial lok input pin apts th rial lok signal gnratd y th Mastr. : h rial ata I/O pin rivs input data and transmits data stord in ROM. In transmit mod, this pin is opn drain. ata is aquird on th positiv dg, and is dlivrd on th ngativ dg of L. 0, 1 and 2 : h ddrss pins apt th dvi addrss. hs pins hav on hip pull down rsistors. W: h Writ rott input pin inhiits all writ oprations, whn pulld HIGH. his pin has an on hip pull down rsistor. Funtional sription h supports th Intr Intgratd iruit (I 2 ) Bus data transmission protool, whih dfins a dvi that snds data to th us as a transmittr and a dvi riving data as a rivr. ata flow is ontrolld y a Mastr dvi, whih gnrats th srial lok and all R and O onditions. h ats as a lav dvi. Mastr and lav altrnat as ithr transmittr or rivr. Up to 8 dvis may onntd to th us as dtrmind y th dvi addrss inputs 0, 1, and 2. I 2 Bus rotool h I 2 us onsists of two wirs, L and. h two wirs ar onntd to th V supply via pull up rsistors. Mastr and lav dvis onnt to th 2 wir us via thir rsptiv L and pins. h transmitting dvi pulls down th lin to transmit a 0 and rlass it to transmit a 1. ata transfr may initiatd only whn th us is not usy (s.. haratristis). uring data transfr, th lin must rmain stal whil th L lin is HIGH. n transition whil L is HIGH will intrprtd as a R or O ondition (Figur 2). R h R ondition prds all ommands. It onsists of a HIGH to LOW transition on whil L is HIGH. h R ats as a wak up all to all rivrs. snt a R, a lav will not rspond to ommands. O h O ondition omplts all ommands. It onsists of a LOW to HIGH transition on whil L is HIGH. h O starts th intrnal Writ yl (whn following a Writ ommand) or snds th lav into standy mod (whn following a Rad ommand). vi ddrssing h Mastr initiats data transfr y rating a R ondition on th us. h Mastr thn roadasts an 8 it srial lav addrss. h first 4 its of th lav addrss ar st to 1010, for normal Rad/Writ oprations (Figur 3). h nxt 3 its, 2, 1 and 0, slt on of 8 possil lav dvis. h last it, R/W, spifis whthr a Rad (1) or Writ (0) opration is to prformd. knowldg ftr prossing th lav addrss, th lav rsponds with an aknowldg () y pulling down th lin during th 9th lok yl (Figur 4). h lav will also aknowldg th yt addrss and vry data yt prsntd in Writ mod. In Rad mod th lav shifts out a data yt, and thn rlass th lin during th 9th lok yl. If th Mastr aknowldgs th data, thn th lav ontinus transmitting. h Mastr trminats th sssion y not aknowldging th last data yt (No) and y snding a O to th lav. Bus timing is illustratd in Figur 5. 6

7 24256 L R ONIION Figur 2. tart/top iming O ONIION R/W VI R Figur 3. lav ddrss Bits BU RL LY (RNMIR) BU RL LY (RIVR) L FROM MR OUU FROM RNMIR OUU FROM RIVR R LY ( t ) Figur 4. knowldg iming U ( t U: ) t F t HIGH t R t LOW t LOW L t U: t H: t H: t U: t U:O IN t t H t BUF OU Figur 5. Bus iming 7

8 24256 WRI ORION Byt Writ In Byt Writ mod th Mastr snds a R, followd y lav addrss, two yt addrss and data to writtn (Figur 6). h lav aknowldgs all 4 yts, and th Mastr thn follows up with a O, whih in turn starts th intrnal Writ opration (Figur 7). uring intrnal Writ, th lav will not aknowldg any Rad or Writ rqust from th Mastr. ag Writ h ontains 32,768 yts of data, arrangd in 512 pags of 64 yts ah. two yt addrss word, following th lav addrss, points to th first yt to writtn. h most signifiant it of th addrss word is don t ar, th nxt 9 its idntify th pag and th last 6 its idntify th yt within th pag. Up to 64 yts an writtn in on Writ yl (Figur 8). h intrnal yt addrss ountr is automatially inrmntd aftr ah data yt is loadd. If th Mastr transmits mor than 64 data yts, thn arlir yts will ovrwrittn y latr yts in a wrap around fashion (within th sltd pag). h intrnal Writ yl starts immdiatly following th O. knowldg olling knowldg polling an usd to dtrmin if th is usy writing or is rady to apt ommands. olling is implmntd y intrrogating th dvi with a ltiv Rad ommand (s R ORION). h will not aknowldg th lav addrss, as long as intrnal Writ is in progrss. Hardwar Writ rottion With th W pin hld HIGH, th ntir mmory is prottd against Writ oprations. If th W pin is lft floating or is groundd, it has no impat on th opration of th h stat of th W pin is strod on th last falling dg of L immdiatly prding th first data yt (Figur 9). If th W pin is HIGH during th stro intrval, th will not aknowldg th data yt and th Writ rqust will rjtd. livry tat h is shippd rasd, i.., all yts ar FFh. 8

9 24256 BU IVIY: MR R LV R BY R O LIN * * = on t ar Bit Figur 6. Byt Writ iming L 8th Bit Byt n t WR O ONIION R ONIION R Figur 7. Writ yl iming BU IVIY: MR R LV R BY R n n+63 O LIN * * = on t ar Bit Figur 8. ag Writ iming R BY BY L a 7 a 0 d 7 d 0 t U:W W t H:W Figur 9. W iming 9

10 24256 R ORION Immdiat ddrss Rad In standy mod, th intrnal addrss ountr points to th data yt immdiatly following th last yt assd y a prvious opration. If that prvious yt was th last yt in mmory, thn th addrss ountr will point to th 1st mmory yt, t. Whn, following a R, th is prsntd with a lav addrss ontaining a 1 in th R/W it position (Figur 10), it will aknowldg () in th 9th lok yl, and will thn transmit data ing pointd at y th intrnal addrss ountr. h Mastr an stop furthr transmission y issuing a No, followd y a O ondition. ltiv Rad h Rad opration an also startd at an addrss diffrnt from th on stord in th intrnal addrss ountr. h addrss ountr an initializd y prforming a dummy Writ opration (Figur 11). Hr th R is followd y th lav addrss (with th R/W it st to 0 ) and th dsird two yt addrss. Instad of following up with data, th Mastr thn issus a 2nd R, followd y th Immdiat ddrss Rad squn, as dsrid arlir. quntial Rad If th Mastr aknowldgs th 1st data yt transmittd y th 24256, thn th dvi will ontinu transmitting as long as ah data yt is aknowldgd y th Mastr (Figur 12). If th nd of mmory is rahd during squntial Rad, thn th addrss ountr will wrap around to th ginning of mmory, t. quntial Rad works with ithr Immdiat ddrss Rad or ltiv Rad, th only diffrn ing th starting yt addrss. BU IVIY: MR R LV R O LIN N O L 8 9 8th Bit OU NO O Figur 10. Immdiat ddrss Rad iming BU IVIY: MR R LV R BY R R LV R O LIN * * = on t ar Bit Figur 11. ltiv Rad iming N O BU IVIY: MR LV R n n+1 n+2 n+x O LIN Figur 12. quntial Rad iming N O 10

11 24256 G IMNION I 8, 300 mils IU YMBOL MIN NOM MX IN # 1 INIFIION B B L O VIW 2 1 L 2 B I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. (2) omplis with J M

12 24256 G IMNION OI 8, 150 mils 751B 01 IU O YMBOL MIN NOM MX B h IN # 1 INIFIION L θ 0º 8º O VIW h 1 θ L I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J M

13 24256 G IMNION O8, 4.4x3 948L 01 IU O YMBOL MIN NOM MX B L 1.00 RF L1 θ º 8º O VIW 2 1 I VIW 1 L1 N VIW L Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J MO

14 24256 G IMNION FN8, 3x M 01 IU IL IZ 2.6 x 3.3mm 2 IN #1 INIFIION IN #1 INIFIION 1 2 O VIW I VIW BOOM VIW YMBOL MIN NOM MX RF 1 FRON VIW L 0.65 Y L Nots: (1) ll dimnsions ar in millimtrs. (2) omplis with J MO-229. IL 14

15 24256 G IMNION OI 8, 208 mils 751B 01 IU O YMBOL MIN NOM MX B L θ 0º 8º IN#1 INIFIION O VIW 1 L I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with IJ R

16 24256 G IMNION UFN8, 2x3 XN 517Z 01 IU O L IZ 1.8 x IN #1 INIFIION IN #1 INX R 1 2 O VIW I VIW BOOM VIW YMBOL MIN NOM MX RF RF IL FRON VIW RF L Nots: (1) ll dimnsions ar in millimtrs. (2) Rfr J MO-236/MO IL RF oppr xposd 16

17 24256 G IMNION MO 8, 3x IU O YMBOL MIN NOM MX B L L RF L2 θ 0.25 B 0º 6º O VIW 2 IL 1 I VIW N VIW L2 Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J MO-187. IL L1 L 17

18 24256 XML OF ORRING INFORMION (Nots 18 22) vi Ordr Numr vi Marking* 24256LI G I 8 I = Industrial ( 40 to +85 ) akag yp mpratur Rang Lad Finish hipping 24256L G I 8 = xtndd ( 40 to +125 ) 24256WI G OI 8, J I = Industrial ( 40 to +85 ) 24256W G OI 8, J = xtndd ( 40 to +125 ) 24256WI G OI 8, J I = Industrial ( 40 to +85 ) 24256XI OI 8, IJ I = Industrial ( 40 to +85 ) 24256X OI 8, IJ = xtndd ( 40 to +125 ) 24256YI G3 56 O 8 I = Industrial ( 40 to +85 ) 24256Y G3 56 O 8 = xtndd ( 40 to +125 ) 24256YI G 56 O 8 I = Industrial ( 40 to +85 ) 24256Z2IG2 (Not 23, 24) 24256HU4IG3 (Not 24) 24256HU4G3 (Not 24) HN FN 8 I = Industrial ( 40 to +85 ) 8U UFN 8 I = Industrial ( 40 to +85 ) 8U UFN 8 = xtndd ( 40 to +125 ) 24256ZI G3 8 MO 8 I = Industrial ( 40 to +85 ) 24256Z G3 8 MO 8 = xtndd ( 40 to +125 ) Nidu Nidu Nidu Nidu Nidu Matt in Matt in Nidu Nidu Nidu Nidu Nidu Nidu Nidu Nidu u, 50 Units / u u, 50 Units / u ap & Rl, 3,000 Units / Rl ap & Rl, 3,000 Units / Rl u, 100 Units / u ap & Rl, 2,000 Units / Rl ap & Rl, 2,000 Units / Rl ap & Rl, 3,000 Units / Rl ap & Rl, 3,000 Units / Rl u, 100 Units / u ap & Rl, 2,000 Units / Rl ap & Rl, 3,000 Units / Rl ap & Rl, 3,000 Units / Rl ap & Rl, 3,000 Units / Rl ap & Rl, 3,000 Units / Rl 18. ll pakags ar RoH-ompliant (Lad-fr, Halogn-fr). 19. h standard lad finish is Nidu. 20. For additional pakag and tmpratur options, plas ontat your narst ON miondutor als offi. 21. For information on tap and rl spifiations, inluding part orintation and tap sizs, plas rfr to our ap and Rl akaging pifiations Brohur, BR8011/. 22. For dtaild information and a rakdown of dvi nomnlatur and numring systms, plas s th ON miondutor vi Nomnlatur doumnt, N310/, availal at Not rommndd for nw dsign. 24. hr ar NO hyphns in th ordral part numrs. * Marking for Nw rodut (Rv ) ON miondutor is linsd y hilips orporation to arry th I 2 Bus rotool. ON miondutor and ar rgistrd tradmarks of miondutor omponnts Industris, LL (ILL). ILL owns th rights to a numr of patnts, tradmarks, opyrights, trad srts, and othr intlltual proprty. listing of ILL s produt/patnt ovrag may assd at Marking.pdf. ILL rsrvs th right to mak hangs without furthr noti to any produts hrin. ILL maks no warranty, rprsntation or guarant rgarding th suitaility of its produts for any partiular purpos, nor dos ILL assum any liaility arising out of th appliation or us of any produt or iruit, and spifially dislaims any and all liaility, inluding without limitation spial, onsquntial or inidntal damags. ypial paramtrs whih may providd in ILL data shts and/or spifiations an and do vary in diffrnt appliations and atual prforman may vary ovr tim. ll oprating paramtrs, inluding ypials must validatd for ah ustomr appliation y ustomr s thnial xprts. ILL dos not onvy any lins undr its patnt rights nor th rights of othrs. ILL produts ar not dsignd, intndd, or authorizd for us as omponnts in systms intndd for surgial implant into th ody, or othr appliations intndd to support or sustain lif, or for any othr appliation in whih th failur of th ILL produt ould rat a situation whr prsonal injury or dath may our. hould Buyr purhas or us ILL produts for any suh unintndd or unauthorizd appliation, Buyr shall indmnify and hold ILL and its offirs, mploys, susidiaris, affiliats, and distriutors harmlss against all laims, osts, damags, and xpnss, and rasonal attorny fs arising out of, dirtly or indirtly, any laim of prsonal injury or dath assoiatd with suh unintndd or unauthorizd us, vn if suh laim allgs that ILL was nglignt rgarding th dsign or manufatur of th part. ILL is an qual Opportunity/ffirmativ tion mployr. his litratur is sujt to all applial opyright laws and is not for rsal in any mannr. UBLIION ORRING INFORMION LIRUR FULFILLMN: Litratur istriution ntr for ON miondutor.o. Box 5163, nvr, olorado U hon: or oll Fr U/anada Fax: or oll Fr U/anada mail: ordrlit@onsmi.om N. mrian hnial upport: oll Fr U/anada urop, Middl ast and fria hnial upport: hon: Japan ustomr Fous ntr hon: ON miondutor Wsit: Ordr Litratur: For additional information, plas ontat your loal als Rprsntativ 24256/

19 Mousr ltronis uthorizd istriutor lik to Viw riing, Invntory, livry & Lifyl Information: ON miondutor: 24256WI-G 24256YIG3JN 24256XI YI-G

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 24512 512 I 2 MO rial ROM sription h 24512 is a 512 rial MO ROM, intrnally organizd as 65,536 words of 8 its ah. It faturs a 128 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and Fast

More information

CAT24C21. 1 kb Dual Mode Serial EEPROM for VESA Plug-and-Play

CAT24C21. 1 kb Dual Mode Serial EEPROM for VESA Plug-and-Play 2421 1 k ual Mod rial ROM for V lug-and-lay sription h 2421 is a 1 k rial MO ROM intrnally organizd as 128 words of 8 its ah. h dvi omplis with th Vido ltronis tandard ssoiation s (V ), isplay ata hannl

More information

CAT24C kb I 2 C CMOS Serial EEPROM

CAT24C kb I 2 C CMOS Serial EEPROM 24512 512 k I 2 M rial RM sription h 24512 is a 512 k rial M RM, intrnally organizd as 65,536 words of 8 its ah. It faturs a 128 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and Fast

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2432 32- I 2 MO rial ROM scription h 2432 is a 32 MO rial ROM dvics, intrnally organizd as 128 pags of 32 yts ach. It faturs a 32 yt pag writ uffr and supports oth th tandard (100 khz) as wll as Fast (400

More information

CAT93C46B. 1-Kb Microwire Serial EEPROM

CAT93C46B. 1-Kb Microwire Serial EEPROM 1-K Mirowir Srial PROM sription Th CT93C46B is a 1 K Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an writtn (or

More information

CAT25010, CAT25020, CAT Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM

CAT25010, CAT25020, CAT Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM CT25010, CT25020, CT25040 1-K, 2-K and 4-K SPI Srial CMOS PROM sription Th CT25010/20/40 ar 1 K/2 K/4 K Srial CMOS PROM dvis intrnally organizd as 128x8/256x8/512x8 its. Thy fatur a 16 yt pag writ uffr

More information

CAT93C46B. EEPROM Serial 1-Kb Microwire

CAT93C46B. EEPROM Serial 1-Kb Microwire PROM Srial 1-K Mirowir sription Th CT93C46B is a 1 K Mirowir Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2464 64 b I 2 MO rial ROM scription h 2464 is a 64 b MO rial ROM dvic, intrnally organizd as 8192 words of 8 bits ach. It faturs a 32 byt pag writ buffr and supports th tandard (100 khz), Fast (400 khz)

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2464 64 I 2 MO rial PROM scription h 2464 is a 64 MO rial PROM dvic, intrnally organizd as 8192 words of 8 its ach. It faturs a 32 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and

More information

CAT93C86B. 16-Kb Microwire Serial EEPROM

CAT93C86B. 16-Kb Microwire Serial EEPROM 16-K Mirowir Srial PROM sription Th CT93C86B is a 16 K Srial PROM mmory dvi whih is onfigurd as ithr rgistrs of 16 its (ORG pin at V CC ) or 8 its (ORG pin at GN). ah rgistr an writtn (or rad) srially

More information

CAT24C kb CMOS Serial EEPROM, Cascadable

CAT24C kb CMOS Serial EEPROM, Cascadable 24164 16 kb MO rial EEROM, ascadabl Dscription h 24164 is a 16 kb MO cascadabl rial EEROM dvic organizd intrnally as 128 pags of 16 byts ach, for a total of 2048 x 8 bits. h dvic supports both th tandard

More information

CAT24C02, CAT24C04, CAT24C08, CAT24C16. EEPROM Serial 2/4/8/16 Kb I 2 C

CAT24C02, CAT24C04, CAT24C08, CAT24C16. EEPROM Serial 2/4/8/16 Kb I 2 C 2402, 2404, 2408, 2416 PROM rial 2/4/8/16 b I 2 scription h 2402/04/08/16 ar 2 b, 4 b, 8 b and 16 b rspctivly I 2 rial PROM dvics organizd intrnally as 16/32/64 and 128 pags rspctivly of 16 byts ach. ll

More information

CAT5116. Log taper, 100 tap Digital Potentiometer (POT)

CAT5116. Log taper, 100 tap Digital Potentiometer (POT) og tapr, 1 tap igital Potntiomtr (POT) sription Th CT5116 is a log-tapr singl digital POT dsignd as an ltroni rplamnt for mhanial potntiomtrs. Idal for automatd adjustmnts on high volum prodution lins,

More information

CAT tap Digital Potentiometer (POT) with Buffered Wiper

CAT tap Digital Potentiometer (POT) with Buffered Wiper 32 tap igital Potntiomtr (POT) with Buffrd Wipr sription Th CT5112 is a singl digital POT dsignd as an ltroni rplamnt for mhanial potntiomtrs. Idal for automatd adjustmnts on high volum prodution lins,

More information

CAT93C76B. EEPROM Serial 8-Kb Microwire

CAT93C76B. EEPROM Serial 8-Kb Microwire PROM Srial 8-K Mirowir sription Th CT93C76B is an 8 K Mirowir Srial PROM mmory dvi whih is onfigurd as ithr rgistrs of 16 its (ORG pin at V CC or Not Conntd) or 8 its (ORG pin at GN). ah rgistr an writtn

More information

CAT93C kb Microwire Serial EEPROM

CAT93C kb Microwire Serial EEPROM 16 k Mirowir Srial PROM sription Th CT93C86 is a 16 k Srial PROM mmory dvi whih is onfigurd as ithr rgistrs of 16 its (ORG pin at V CC ) or 8 its (ORG pin at GN). ah rgistr an writtn (or rad) srially y

More information

CAT24C01/02/04/08/16. 1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM DEVICE DESCRIPTION FEATURES PIN FUNCTIONS

CAT24C01/02/04/08/16. 1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM DEVICE DESCRIPTION FEATURES PIN FUNCTIONS 2401/02/04/08/16 1-, 2-, 4-, 8- and 16- MO rial PROM FUR upports tandard and Fast I 2 Protocol 1.8 V to 5.5 V upply Voltag Rang 16-Byt Pag Writ Buffr Hardwar Writ Protction for ntir mmory chmitt riggrs

More information

128-Kb I 2 C CMOS Serial EEPROM

128-Kb I 2 C CMOS Serial EEPROM 24128 128-b I 2 MO rial EEPROM FEURE upports tandard and Fast I 2 Protocol 1.8V to 5.5V upply Voltag Rang 64-Byt Pag Writ Buffr Hardwar Writ Protction for ntir mmory chmitt riggrs and Nois upprssion Filtrs

More information

64-Kb I 2 C CMOS Serial EEPROM

64-Kb I 2 C CMOS Serial EEPROM 2464 64-b I 2 MO rial EEPROM FEURE upports tandard and Fast I 2 Protocol 1.8 V to 5.5 V upply Voltag Rang 32-Byt Pag Writ Buffr (1) Hardwar Writ Protction for ntir mmory chmitt riggrs and Nois upprssion

More information

CAT Tap Digitally Programmable Potentiometer (DPP ) with Buffered Wiper

CAT Tap Digitally Programmable Potentiometer (DPP ) with Buffered Wiper CT 00-Tap igitally Programmal Potntiomtr (PP ) with Buffrd Wipr sription Th CT is a singl digitally programmal potntiomtr (PP ) dsignd as an ltroni rplamnt for mhanial potntiomtrs. Idal for automatd adjustmnts

More information

CM1213A 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays

CM1213A 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays 1, 2 and 4-Channl ow Capaitan S Prottion rrays Produt sription Th family of diod arrays has n dsignd to provid S prottion for ltroni omponnts or susystms rquiring minimal apaitiv loading. Ths dvis ar idal

More information

CM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays

CM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays 1, 2 and 4-Channl ow Capaitan S Prottion rrays Produt sription Th family of diod arrays has bn dsignd to provid S prottion for ltroni omponnts or subsystms rquiring minimal apaitiv loading. Ths dvis ar

More information

CAT93C46. 1 kb Microwire Serial EEPROM

CAT93C46. 1 kb Microwire Serial EEPROM 1 k Microwir Srial PROM scription Th CT93C46 is a 1 k Srial PROM mmory dvic which is configurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ach rgistr can writtn

More information

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER 4.-V to.-v V CC Opration s for BCD Cod Storag Blanking Capability Phas for Complmnting s Fanout (Ovr Tmpratur Rang) Standard s 0 LSTTL Loads Baland Propagation Dlay and Transition Tims Signifiant Powr

More information

CM1213A, SZCM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays

CM1213A, SZCM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays 1, 2 and 4-Channl ow Capaitan S Prottion rrays Produt sription Th CM1213 family of diod arrays has bn dsignd to provid S prottion for ltroni omponnts or subsystms rquiring minimal apaitiv loading. Ths

More information

NLX1G10. 3-Input NAND Gate

NLX1G10. 3-Input NAND Gate NG0 3-Input NN Gat Th NG0 is an advancd high spd 3 input MOS NN gat in ultra small footprint. Th NG0 input structurs provid protction whn voltags up to 7.0 V ar applid, rgardlss of th supply voltag. Faturs

More information

NLX2G00. Dual 2-Input NAND Gate

NLX2G00. Dual 2-Input NAND Gate ual 2-Input NN Gat Th NLX2G00 is an advancd high-spd dual 2-input CMOS NN gat in ultra-small footprint. Th NLX2G00 input structurs provid protction whn voltags up to 7.0 volts ar applid, rgardlss of th

More information

CAT93C56, CAT93C57. 2-Kb Microwire Serial CMOS EEPROM. CAT93C57 Not Recommended for New Designs: Replace with CAT93C56

CAT93C56, CAT93C57. 2-Kb Microwire Serial CMOS EEPROM. CAT93C57 Not Recommended for New Designs: Replace with CAT93C56 2-K Microwir Srial CMOS EEPROM CT93C57 Not Rcommndd for Nw signs: Rplac with CT93C56 scription Th CT93C56/57 is a 2 k CMOS Srial EEPROM dvic which is organizd as ithr 128 rgistrs of 16 its (ORG pin at

More information

NLX3G17. Triple Non-Inverting Schmitt-Trigger Buffer

NLX3G17. Triple Non-Inverting Schmitt-Trigger Buffer NLX3G7 Tripl Non-Invrting Schmitt-Triggr Buffr Th NLX3G7 MiniGat is an advancd high spd CMOS tripl non invrting Schmitt triggr buffr in ultra small footprint. Th NLX3G7 input and output structurs provid

More information

NLU2G16. Dual Non-Inverting Buffer

NLU2G16. Dual Non-Inverting Buffer NLU2G ual Non-Invrting Buffr Th NLU2G MiniGat is an advancd high spd CMOS dual non invrting buffr in ultra small footprint. Th NLU2G input and output structurs provid protction whn voltags up to 7.0 V

More information

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging SP490/SP491 Full uplx RS-485 Transcivrs FTURS +5V Only Low Powr icmos rivr/rcivr nal (SP491) RS-485 and RS-422 rivrs/rcivrs Pin Compatil with LTC490 and SN75179 (SP490) Pin Compatil with LTC491 and SN75180

More information

NLU2G17. Dual Non-Inverting Schmitt-Trigger Buffer

NLU2G17. Dual Non-Inverting Schmitt-Trigger Buffer NLU2G7 ual Non-Invrting Schmitt-Triggr Buffr Th NLU2G7 MiniGat is an advancd high spd CMOS dual non invrting Schmitt triggr buffr in ultra small footprint. Th NLU2G7 input and output structurs provid protction

More information

NLU1GT32. Single 2-Input OR Gate, TTL Level. LSTTL Compatible Inputs

NLU1GT32. Single 2-Input OR Gate, TTL Level. LSTTL Compatible Inputs NUGT32 Singl 2-Input OR Gat, TT vl STT Compatibl Inputs Th NUGT32 MiniGat is an advancd CMOS high spd 2 input OR gat in ultra small footprint. Th dvic input is compatibl with TT typ input thrsholds and

More information

Multiple RS-232 Drivers & Receivers

Multiple RS-232 Drivers & Receivers Multipl S232 rivrs & ivrs Produt sription Th ar monolithi dvi ontaining 3 indpndnt drivs and 5 rivrs. Ths ar dsignd to intrfa twn dat trminal quipmnt and dat ommuniation quipmnt as dsignd y I232. Faturs

More information

NLU1GT86. Single 2-Input Exclusive OR Gate, TTL Level. LSTTL Compatible Inputs

NLU1GT86. Single 2-Input Exclusive OR Gate, TTL Level. LSTTL Compatible Inputs NUGT8 Singl 2-Input xclusiv OR Gat, TT vl STT Compatibl Inputs Th NUGT8 MiniGat is an advancd CMOS high spd 2 input xclusiv OR gat in ultra small footprint. Th dvic input is compatibl with TT typ input

More information

HD74LS21FPEL. Dual 4-input Positive AND Gates. Features. Pin Arrangement. Circuit Schematic (1/2) REJ03D Rev.2.00 Feb.18.

HD74LS21FPEL. Dual 4-input Positive AND Gates. Features. Pin Arrangement. Circuit Schematic (1/2) REJ03D Rev.2.00 Feb.18. H4S2 ual 4-input Positiv N Gats RJ03040 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H4S2P H4S2FP Pakag Typ IP-4 pin SOP-4 pin (JIT) Pakag Cod (Prvious Cod) PRP004B-B (P-4V) PRSP004F-B (FP-4V)

More information

HD74LS164RPEL. 8-Bit Parallel-Out Serial-in Shift Register. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

HD74LS164RPEL. 8-Bit Parallel-Out Serial-in Shift Register. Features. Pin Arrangement. REJ03D Rev.2.00 Feb 8-it Paralll-Out rial-in hift gistr J030448 0200 v.2.00 Fb.8.2005 This 8-bit shift rgistr faturs gatd srial inputs and an asynhronous lar. Th gatd srial inputs ( and ) prmit omplt ontrol ovr inoming data

More information

7WB Bit Bus Switch. The 7WB3306 is an advanced high speed low power 2 bit bus switch in ultra small footprints.

7WB Bit Bus Switch. The 7WB3306 is an advanced high speed low power 2 bit bus switch in ultra small footprints. 2-Bit Bus Switch Th WB3306 is an advancd high spd low powr 2 bit bus switch in ultra small footprints. Faturs High Spd: t PD = 0.25 ns (Max) @ V CC = 4.5 V 3 Switch Connction Btwn 2 Ports Powr Down Protction

More information

CAT Kb SPI Serial CMOS EEPROM

CAT Kb SPI Serial CMOS EEPROM 64-Kb SPI Srial CMOS EEPROM Dscription Th CT25640 is a 64 Kb Srial CMOS EEPROM dvic intrnally organizd as 8Kx8 bits. This faturs a 64 byt pag writ buffr and supports th Srial Priphral Intrfac (SPI) protocol.

More information

CAT25080, CAT Kb and 16-Kb SPI Serial CMOS EEPROM

CAT25080, CAT Kb and 16-Kb SPI Serial CMOS EEPROM 8-Kb and 16-Kb SPI Srial CMOS EEPROM Dscription Th CT25080/25160 ar 8 Kb/16 Kb Srial CMOS EEPROM dvics intrnally organizd as 1024x8/2048x8 bits. Thy fatur a 32 byt pag writ buffr and support th Srial Priphral

More information

Precision Micropower 2.5V ShuntVoltage Reference

Precision Micropower 2.5V ShuntVoltage Reference SPX4040 Prcision Micropowr.5V ShuntVoltag Rfrnc FETURES Trimmd Bandgap to 0.5% and % Wid Oprating Currnt 0µ to 5m Extndd Tmpratur Rang: -40 C to 85 C Low Tmpratur Cofficint 00 ppm/ C Rplacmnt in for LM4040

More information

HD74LS85FPEL. 4-bit Magnitude Comparator. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

HD74LS85FPEL. 4-bit Magnitude Comparator. Features. Pin Arrangement. REJ03D Rev.2.00 Feb 4-bit Magnitud Comparator RJ03D0421 0200 Rv.2.00 Fb.18.2005 This four bit magnitud omparator prforms omparison of straight binary and straight BCD (8-4-2-1) ods. Thr fully dodd disions about two 4-bit

More information

HD74LS00RPEL. Quadruple 2-Input NAND Gates. Features. Pin Arrangement. REJ03D Rev.2.00 Feb Ordering Information

HD74LS00RPEL. Quadruple 2-Input NAND Gates. Features. Pin Arrangement. REJ03D Rev.2.00 Feb Ordering Information H4S00 Quadrupl 2-Input NN Gats RJ03038 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H4S00P H4S00FP H4S00RP Pakag Tp IP-4 pin SOP-4 pin (JIT) SOP-4 pin (JC) Pakag Cod (Prvious Cod) PRP004B-B

More information

Hex Bus Drivers (non-inverted data outputs with three-state outputs)

Hex Bus Drivers (non-inverted data outputs with three-state outputs) H74S367 H Bus rivrs (non-invrtd data outputs with thr-stat outputs) RJ030480 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H74S367P H74S367FP H74S367RP Pakag Tp IP-6 pin SOP-6 pin (JIT) SOP-6

More information

5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 3.3V. Front View APL1084. TO-252 Package. Front View APL1084.

5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 3.3V. Front View APL1084. TO-252 Package. Front View APL1084. 5 ow Dropout Fast Rspons Positiv djustabl Rgulator and Fixd 3.3V Faturs Gnral Dsription Fast Transint Rspons Guarantd Dropout Voltag at Multipl Currnts oad Rgulation: 0.05% Typ. in Rgulation: 0.03% Typ.

More information

N57M tap Digital Potentiometer (POT)

N57M tap Digital Potentiometer (POT) NM tap igital Potntiomtr (POT) scription Th NM is a singl digital POT dsignd as an lctronic rplacmnt for mchanical potntiomtrs and trim pots. Idal for automatd adjustmnts on high volum production lins,

More information

AP Calculus BC Problem Drill 16: Indeterminate Forms, L Hopital s Rule, & Improper Intergals

AP Calculus BC Problem Drill 16: Indeterminate Forms, L Hopital s Rule, & Improper Intergals AP Calulus BC Problm Drill 6: Indtrminat Forms, L Hopital s Rul, & Impropr Intrgals Qustion No. of Instrutions: () Rad th problm and answr hois arfully () Work th problms on papr as ndd () Pik th answr

More information

Utilizing exact and Monte Carlo methods to investigate properties of the Blume Capel Model applied to a nine site lattice.

Utilizing exact and Monte Carlo methods to investigate properties of the Blume Capel Model applied to a nine site lattice. Utilizing xat and Mont Carlo mthods to invstigat proprtis of th Blum Capl Modl applid to a nin sit latti Nik Franios Writing various xat and Mont Carlo omputr algorithms in C languag, I usd th Blum Capl

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril 1 st, 2010, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both

More information

HD74HC147FPEL. 10-to-4-line Priority Encoder. Description. Features. Function Table. REJ03D (Previous ADE ) Rev.2.

HD74HC147FPEL. 10-to-4-line Priority Encoder. Description. Features. Function Table. REJ03D (Previous ADE ) Rev.2. 0-to-4-lin Priority nodr RJ030572-0200 (Prvious -205-446) Rv.2.00 Ot, 2005 sription Th H74HC47 faturs priority noding of th inputs to nsur that only th highst ordr data lin is nodd. Nin input lins ar nodd

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.

More information

HD74HC85RPEL. 4-bit Magnitude Comparator. Description. Features. REJ03D (Previous ADE ) Rev.2.00 Oct 06, 2005

HD74HC85RPEL. 4-bit Magnitude Comparator. Description. Features. REJ03D (Previous ADE ) Rev.2.00 Oct 06, 2005 4-bit Magnitud Comparator RJ030555-0200 (Prvious -205-427) Rv.2.00 Ot 06, 2005 sription Th H74HC85 is dsignd for high spd omparison of two four bit words. This iruit has ight omparison input, 4 for ah

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.

More information

32-Tap Digitally Programmable Potentiometer (DPP )

32-Tap Digitally Programmable Potentiometer (DPP ) -Tap Digitally Programmabl Potntiomtr (DPP ) CAT FEATURES -position linar tapr potntiomtr Low powr CMOS tchnology Singl supply opration:.v V Incrmnt up/down srial intrfac Rsistanc valus: 0kΩ, 0kΩ and 00kΩ

More information

20-V N-Channel 1.8-V (G-S) MOSFET

20-V N-Channel 1.8-V (G-S) MOSFET -V N-Channl.8-V (G-) MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A).37 at V G = 4. V 7.3.39 at V G =. V 7..43 at V G =.8 V 6.8 FEATURE TrnchFET Powr MOFET MICRO FOOT Chipscal Packaging Rducs Footprint Ara

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.

More information

HD74LS76ARPEL. Dual J-K Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul Ordering Information

HD74LS76ARPEL. Dual J-K Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul Ordering Information ual - Flip-Flops (with Prst and Clar) R030417 0300 Rv.3.00 ul.22.2005 Faturs Ordring Information Part Nam H74LS76P H74LS76RPL Pakag Typ ILP-16 pin SOP-16 pin(c) Pakag Cod (Prvious Cod) P0016-B (P-16FV)

More information

Dual Retriggerable Monostable Multivibrators (with Clear)

Dual Retriggerable Monostable Multivibrators (with Clear) ual Rtriggrabl Monostabl Multivibrators (with Clar) RJ030429 0200 Rv.2.00 Fb.8.2005 This d- triggrd multivibrator faturs output puls width ontrol by thr mthod. Th basi puls tim is programmd by sltion of

More information

HD74LS138RPEL. 3-Line-to-8-Line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.3.00 Jul

HD74LS138RPEL. 3-Line-to-8-Line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.3.00 Jul 3-in-to-8-in odrs / multiplxrs RJ030434 0300 Rv.3.00 Jul.3.2005 Th H74S38 dods on-of-ight lin dpndnt on th onditions at th thr binaly slt inputs and th thr nabl inputs. Two ativ-low and on ativ-high nabl

More information

HD74LS74ARPEL. Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul.22.

HD74LS74ARPEL. Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul.22. H74S74 ual -typ Positiv dg-triggrd Flip-Flops (with Prst and Clar) RJ03045 0300 Rv.3.00 Jul.22.2005 Faturs Ordring Information Part Nam H74S74P H74S74FP H74S74RP Pakag Typ IP-4 pin SOP-4 pin (JIT) SOP-4

More information

100-Tap Digitally Programmable Potentiometer (DPP )

100-Tap Digitally Programmable Potentiometer (DPP ) 00-Tap Digitally Programmabl Potntiomtr ( ) CAT FEATURES 00-position linar tapr potntiomtr Non-volatil EEPROM wipr storag 0 na ultra-low standby currnt Singl supply opration:. V.0 V Incrmnt up/down srial

More information

CK PR CLR CK PR Q CLR Q. (Top view)

CK PR CLR CK PR Q CLR Q. (Top view) Prliminary atasht H74LS74 ual -typ Positiv dg-triggrd Flip-Flops (with Prst and Clar) R04S0012J0400 (Prvious: RJ030415-0300) Rv.4.00 21, 2011 Faturs Ordring Information Part Nam H74LS74P H74LS74FPL H74LS74RPL

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our ustomrs, Old Compan Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnolog Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.

More information

Junction Tree Algorithm 1. David Barber

Junction Tree Algorithm 1. David Barber Juntion Tr Algorithm 1 David Barbr Univrsity Collg London 1 Ths slids aompany th book Baysian Rasoning and Mahin Larning. Th book and dmos an b downloadd from www.s.ul.a.uk/staff/d.barbr/brml. Fdbak and

More information

Sensors and Actuators Sensor Physics

Sensors and Actuators Sensor Physics Snsors and Atuators Snsor Physis Sandr Stuijk (s.stuijk@tu.nl) Dpartmnt of ltrial ninrin ltroni Systms PN-JUNCON SNSOS (Chaptr 6.5) 3 mpratur snsors plamnt xitation physial fft matrial thrmal snsor ontat

More information

Higher order derivatives

Higher order derivatives Robrto s Nots on Diffrntial Calculus Chaptr 4: Basic diffrntiation ruls Sction 7 Highr ordr drivativs What you nd to know alrady: Basic diffrntiation ruls. What you can larn hr: How to rpat th procss of

More information

Random Access Techniques: ALOHA (cont.)

Random Access Techniques: ALOHA (cont.) Random Accss Tchniqus: ALOHA (cont.) 1 Exampl [ Aloha avoiding collision ] A pur ALOHA ntwork transmits a 200-bit fram on a shard channl Of 200 kbps at tim. What is th rquirmnt to mak this fram collision

More information

SP1001 Series - 8pF 15kV Unidirectional TVS Array

SP1001 Series - 8pF 15kV Unidirectional TVS Array Sris - 8pF kv Unidirctional TVS Array RoHS Pb GRN scription Znr diods fabricatd in a propritary silicon avalanch tchnology protct ach I/O pin to provid a high lvl of protction for lctronic quipmnt that

More information

2/12/2013. Overview. 12-Power Transmission Text: Conservation of Complex Power. Introduction. Power Transmission-Short Line

2/12/2013. Overview. 12-Power Transmission Text: Conservation of Complex Power. Introduction. Power Transmission-Short Line //03 Ovrviw -owr Transmission Txt: 4.6-4.0 ECEGR 45 owr ystms Consrvation of Complx owr hort in owr Transmission owr Transmission isualization Radial in Mdium and ong in owr Transmission oltag Collaps

More information

Lecture 16: Bipolar Junction Transistors. Large Signal Models.

Lecture 16: Bipolar Junction Transistors. Large Signal Models. Whits, EE 322 Ltur 16 Pag 1 of 8 Ltur 16: Bipolar Juntion Transistors. Larg Signal Modls. Transistors prform ky funtions in most ltroni iruits. This is rtainly tru in RF iruits, inluding th NorCal 40A.

More information

CS553 Lecture Register Allocation I 3

CS553 Lecture Register Allocation I 3 Low-Lvl Issus Last ltur Intrproural analysis Toay Start low-lvl issus Rgistr alloation Latr Mor rgistr alloation Instrution shuling CS553 Ltur Rgistr Alloation I 2 Rgistr Alloation Prolm Assign an unoun

More information

First derivative analysis

First derivative analysis Robrto s Nots on Dirntial Calculus Chaptr 8: Graphical analysis Sction First drivativ analysis What you nd to know alrady: How to us drivativs to idntiy th critical valus o a unction and its trm points

More information

u x v x dx u x v x v x u x dx d u x v x u x v x dx u x v x dx Integration by Parts Formula

u x v x dx u x v x v x u x dx d u x v x u x v x dx u x v x dx Integration by Parts Formula 7. Intgration by Parts Each drivativ formula givs ris to a corrsponding intgral formula, as w v sn many tims. Th drivativ product rul yilds a vry usful intgration tchniqu calld intgration by parts. Starting

More information

Unit 6: Solving Exponential Equations and More

Unit 6: Solving Exponential Equations and More Habrman MTH 111 Sction II: Eonntial and Logarithmic Functions Unit 6: Solving Eonntial Equations and Mor EXAMPLE: Solv th quation 10 100 for. Obtain an act solution. This quation is so asy to solv that

More information

Linked-List Implementation. Linked-lists for two sets. Multiple Operations. UNION Implementation. An Application of Disjoint-Set 1/9/2014

Linked-List Implementation. Linked-lists for two sets. Multiple Operations. UNION Implementation. An Application of Disjoint-Set 1/9/2014 Disjoint Sts Data Strutur (Chap. 21) A disjoint-st is a olltion ={S 1, S 2,, S k } o distint dynami sts. Eah st is idntiid by a mmbr o th st, alld rprsntativ. Disjoint st oprations: MAKE-SET(x): rat a

More information

Modelling Enterprise Requirements

Modelling Enterprise Requirements Computr Sin Program, Th Univrsity of Txas, Dallas Modlling Entrpris Rquirmnts Why Entrpris Modlling? SADT IDEF0 Why Entrpris Modlling? "... Rquirmnts dfinition is a arful assssmnt of th nds that a systm

More information

G D S. Drain-Source Voltage 30 V Gate-Source Voltage. at T =100 C Continuous Drain Current 3

G D S. Drain-Source Voltage 30 V Gate-Source Voltage. at T =100 C Continuous Drain Current 3 N-channl Enhancmnt-mod Powr MOSFET Simpl Driv Rquirmnt D Fast Switching Charactristics Low Gat Charg R DS(ON) 25mΩ G RoHS-compliant, halogn-fr I D 28A S BV DSS 30V Dscription Advancd Powr MOSFETs from

More information

G D S. Drain-Source Voltage 60 V Gate-Source Voltage + 20 V. at T =100 C Continuous Drain Current 3. Linear Derating Factor 0.

G D S. Drain-Source Voltage 60 V Gate-Source Voltage + 20 V. at T =100 C Continuous Drain Current 3. Linear Derating Factor 0. N-channl Enhancmnt-mod Powr MOSFET Simpl Driv Rquirmnt D Fast Switching Charactristics Low On-rsistanc R DS(ON) 36mΩ G RoHS-compliant, halogn-fr I D 25A S BV DSS 6V Dscription Advancd Powr MOSFETs from

More information

SECTION where P (cos θ, sin θ) and Q(cos θ, sin θ) are polynomials in cos θ and sin θ, provided Q is never equal to zero.

SECTION where P (cos θ, sin θ) and Q(cos θ, sin θ) are polynomials in cos θ and sin θ, provided Q is never equal to zero. SETION 6. 57 6. Evaluation of Dfinit Intgrals Exampl 6.6 W hav usd dfinit intgrals to valuat contour intgrals. It may com as a surpris to larn that contour intgrals and rsidus can b usd to valuat crtain

More information

ABB Power T&D Company Inc. Relay Division Coral Springs, FL Allentown, PA. For Excessive or Reverse Power Detection Device Number: 32

ABB Power T&D Company Inc. Relay Division Coral Springs, FL Allentown, PA. For Excessive or Reverse Power Detection Device Number: 32 Suprsds DB 1-, pags 1-, datd Jun, 199 E, D, C/1-A CW for Thr Systm Appliation in FT-11 Cas ABB Powr T&D Company In. Rlay Division Coral Springs, FL Allntown, PA For Exssiv or Rvrs Powr Dttion Dvi Numbr:

More information

Answer Homework 5 PHA5127 Fall 1999 Jeff Stark

Answer Homework 5 PHA5127 Fall 1999 Jeff Stark Answr omwork 5 PA527 Fall 999 Jff Stark A patint is bing tratd with Drug X in a clinical stting. Upon admiion, an IV bolus dos of 000mg was givn which yildd an initial concntration of 5.56 µg/ml. A fw

More information

256K (32K x 8) OTP EPROM AT27C256R

256K (32K x 8) OTP EPROM AT27C256R Faturs Fast Rad Accss Tim 45 ns Low-Powr CMOS Opration 100 µa Max Standby 20 ma Max Activ at 5 MHz JEDEC Standard Packags 28-lad PDIP 32-lad PLCC 28-lad TSOP and SOIC 5V ± 10% Supply High Rliability CMOS

More information

General Notes About 2007 AP Physics Scoring Guidelines

General Notes About 2007 AP Physics Scoring Guidelines AP PHYSICS C: ELECTRICITY AND MAGNETISM 2007 SCORING GUIDELINES Gnral Nots About 2007 AP Physics Scoring Guidlins 1. Th solutions contain th most common mthod of solving th fr-rspons qustions and th allocation

More information

ECE 3600 Lumped-Parameter Transmission Line Models b

ECE 3600 Lumped-Parameter Transmission Line Models b Lumpd-Paramtr Transmission Lin Modls b Lon-th Lins: ovr 40 (50 mils) (ovr 00 mi in som tts) Nd: Units lin th:, d stik to th sam unit th for all paramtrs mils ma also b usd Rsistan pr unit th: r Units ndutan

More information

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT PT24 sris Suprsds data of 200 pr 4 2004 ug 02 PT24 sris FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral

More information

ECE602 Exam 1 April 5, You must show ALL of your work for full credit.

ECE602 Exam 1 April 5, You must show ALL of your work for full credit. ECE62 Exam April 5, 27 Nam: Solution Scor: / This xam is closd-book. You must show ALL of your work for full crdit. Plas rad th qustions carfully. Plas chck your answrs carfully. Calculators may NOT b

More information

N-Channel 40-V (D-S) MOSFET

N-Channel 40-V (D-S) MOSFET i5y N-Channl -V (-) MOFE PROUC UMMARY V (V) R (on) (Ω) I (A) a Q g (yp.).38 at V G = V 33 37.5 nc.5 at V G =.5 V 3 FEAURE Halogn-fr According to IEC 29-2-2 Availabl rnchfe Gn II Powr MOFE % R g and UI

More information

P-Channel 1.8-V (G-S) MOSFET

P-Channel 1.8-V (G-S) MOSFET i4465ay PChannl.8V (G) MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A) b Q g (Typ.) 9 at V G = 4.5 V 3.7 8 at V G = 2.5 V 2.4 55 nc 6 at V G =.8 V FEATURE Halognfr According to IEC 624922 Availabl TrnchFET

More information

Lecture 14 (Oct. 30, 2017)

Lecture 14 (Oct. 30, 2017) Ltur 14 8.31 Quantum Thory I, Fall 017 69 Ltur 14 (Ot. 30, 017) 14.1 Magnti Monopols Last tim, w onsidrd a magnti fild with a magnti monopol onfiguration, and bgan to approah dsribing th quantum mhanis

More information

General Purpose ESD Protection - SP1001 Series. Description. Features. Applications

General Purpose ESD Protection - SP1001 Series. Description. Features. Applications TVS iod Arrays (SPA iods) Gnral Purpos ES Protction - SP00 Sris SP00 Sris - 8pF kv Unidirctional TVS Array RoHS Pb GREEN scription Znr diods fabricatd in a propritary silicon avalanch tchnology protct

More information

1 Minimum Cut Problem

1 Minimum Cut Problem CS 6 Lctur 6 Min Cut and argr s Algorithm Scribs: Png Hui How (05), Virginia Dat: May 4, 06 Minimum Cut Problm Today, w introduc th minimum cut problm. This problm has many motivations, on of which coms

More information

Brief Introduction to Statistical Mechanics

Brief Introduction to Statistical Mechanics Brif Introduction to Statistical Mchanics. Purpos: Ths nots ar intndd to provid a vry quick introduction to Statistical Mchanics. Th fild is of cours far mor vast than could b containd in ths fw pags.

More information

MCE503: Modeling and Simulation of Mechatronic Systems Discussion on Bond Graph Sign Conventions for Electrical Systems

MCE503: Modeling and Simulation of Mechatronic Systems Discussion on Bond Graph Sign Conventions for Electrical Systems MCE503: Modling and Simulation o Mchatronic Systms Discussion on Bond Graph Sign Convntions or Elctrical Systms Hanz ichtr, PhD Clvland Stat Univrsity, Dpt o Mchanical Enginring 1 Basic Assumption In a

More information

Unfired pressure vessels- Part 3: Design

Unfired pressure vessels- Part 3: Design Unfird prssur vssls- Part 3: Dsign Analysis prformd by: Analysis prformd by: Analysis vrsion: According to procdur: Calculation cas: Unfird prssur vssls EDMS Rfrnc: EF EN 13445-3 V1 Introduction: This

More information

EEO 401 Digital Signal Processing Prof. Mark Fowler

EEO 401 Digital Signal Processing Prof. Mark Fowler EEO 401 Digital Signal Procssing Prof. Mark Fowlr Dtails of th ot St #19 Rading Assignmnt: Sct. 7.1.2, 7.1.3, & 7.2 of Proakis & Manolakis Dfinition of th So Givn signal data points x[n] for n = 0,, -1

More information

Sundials and Linear Algebra

Sundials and Linear Algebra Sundials and Linar Algbra M. Scot Swan July 2, 25 Most txts on crating sundials ar dirctd towards thos who ar solly intrstd in making and using sundials and usually assums minimal mathmatical background.

More information

20 V N-Channel 1.8 V (G-S) MOSFET

20 V N-Channel 1.8 V (G-S) MOSFET V N-Channl.8 V (G-) MOFET PROUCT UMMARY V (V) R (on) ( ) I (A) Bump id Viw 3 4.37 at V G = 4. V 7.3.39 at V G =. V 7..43 at V G =.8 V 6.8 G MICRO FOOT Backsid Viw 84 xxx FEATURE TrnchFET Powr MOFET MICRO

More information

On-Line PI Controller Tuning Using Closed-Loop Setpoint Responses for Stable and Integrating Processes*

On-Line PI Controller Tuning Using Closed-Loop Setpoint Responses for Stable and Integrating Processes* On-Lin PI Controllr Tuning Using Closd-Loop Stpoint Rsponss for Stabl and Intgrating Prosss* Mohammad Shamsuzzoha a, Sigurd Skogstad a, Ivar J. Halvorsn b a Norwgian Univrsity of Sin and Thnology (NTNU),

More information

Codes on Planar Graphs

Codes on Planar Graphs Cods on Planar Graphs Srimathy Srinivasan, Andrw Thangaraj Dpartmnt of Eltrial Enginring Indian Institut of Thnology, Madras Email: andrw@iitm.a.in arxiv:090.0768v [s.it] 5 May 009 Astrat Cods dfind on

More information

N1.1 Homework Answers

N1.1 Homework Answers Camrig Essntials Mathmatis Cor 8 N. Homwork Answrs N. Homwork Answrs a i 6 ii i 0 ii 3 2 Any pairs of numrs whih satisfy th alulation. For xampl a 4 = 3 3 6 3 = 3 4 6 2 2 8 2 3 3 2 8 5 5 20 30 4 a 5 a

More information