64-Kb I 2 C CMOS Serial EEPROM

Size: px
Start display at page:

Download "64-Kb I 2 C CMOS Serial EEPROM"

Transcription

1 b I 2 MO rial EEPROM FEURE upports tandard and Fast I 2 Protocol 1.8 V to 5.5 V upply Voltag Rang 32-Byt Pag Writ Buffr (1) Hardwar Writ Protction for ntir mmory chmitt riggrs and Nois upprssion Filtrs on I 2 Bus Inputs (L and D). Low powr MO tchnology 1,000,000 program/ras cycls DEVIE DERIPION h 2464 is a 64-b MO rial EEPROM dvics, intrnally organizd as 8192 words of 8 bits ach. It faturs a 32-byt pag writ buffr and supports both th tandard (100 khz) as wll as Fast (400 khz) I 2 protocol. Extrnal addrss pins mak it possibl to addrss up to ight 2464 dvics on th sam bus. 100 yar data rtntion Industrial and Extndd tmpratur rang RoH-compliant 8-pin PDIP, OI, OP, MOP and DFN packags Not: (1) 2464 Rv. D (Not Rcommndd for Nw Dsigns) has 64-Byt Pag Writ Buffr. For Ordring Information dtails, s pag 16. PIN ONFIGURION FUNIONL YMBOL PDIP (L) OI (W, X) OP (Y), MOP (Z) DFN (ZD2*, VP2) V V L WP 2 V L D 2, 1, D For th location of Pin 1, plas consult th corrsponding packag drawing. * Not rcommndd for nw dsigns WP PIN FUNION V 0, 1, 2 D L WP V Dvic ddrss rial Data rial lock Writ Protct Powr upply V Ground * h Grn & Gold sal idntifis RoH-compliant packaging, using NiPdu pr-platd lad frams ILL. ll rights rsrvd. haractristics subjct to chang without notic 1 Doc. No. MD-1102, Rv. L

2 2464 BOLUE MXIMUM RING (1) torag mpratur Voltag on ny Pin with Rspct to Ground (2) -65 to V to +6.5 V RELIBILIY HRERII (3) ymbol Paramtr Min Units N (4) END Enduranc 1,000,000 Program/ Eras ycls DR Data Rtntion 100 Yars D.. OPERING HRERII V = 1.8 V to 5.5 V, = -40 to 125, unlss othrwis spcifid. ymbol Paramtr st onditions Min Max Units I R Rad urrnt Rad, f L = 400kHz 1 m I W Writ urrnt Writ, f L = 400kHz 2 m = -40 to I B tandby urrnt ll I/O Pins at GND or V = -40 to μ = -40 to I L I/O Pin Lakag Pin at GND or V = -40 to μ V IL Input Low Voltag -0.5 V x 0.3 V V IH Input High Voltag V x 0.7 V V V OL1 Output Low Voltag V < 2.5 V, I OL = 3.0m 0.4 V V OL2 Output Low Voltag V < 2.5 V, I OL = 1.0m 0.2 V PIN IMPEDNE HRERII V = 1.8 V to 5.5 V, = -40 to 125, unlss othrwis spcifid. ymbol Paramtr onditions Max Units (3) IN D I/O Pin apacitanc V IN = 0 V 8 pf (3) IN Input apacitanc (othr pins) V IN = 0 V 6 pf I (5) WP WP Input urrnt V IN < 0.5xV, V = 5.5 V 200 V IN < 0.5xV, V = 3.3 V 150 V IN < 0.5xV, V = 1.8 V 100 V IN > 0.5xV 1 μ Not: (1) trsss abov thos listd undr bsolut Maximum Ratings may caus prmannt damag to th dvic. hs ar strss ratings only, and functional opration of th dvic at ths or any othr conditions outsid of thos listd in th oprational sctions of this spcification is not implid. Exposur to any absolut maximum rating for xtndd priods may affct dvic prformanc and rliability. (2) h D input voltag on any pin should not b lowr than -0.5 V or highr than V V. During transitions, th voltag on any pin may undrshoot to no lss than -1.5 V or ovrshoot to no mor than V V, for priods of lss than 20 ns. (3) hs paramtrs ar tstd initially and aftr a dsign or procss chang that affcts th paramtr according to appropriat E-Q100 and JEDE tst mthods. (4) Pag Mod, V = 5 V, 25 (5) Whn not drivn, th WP pin is pulld down to GND intrnally. For improvd nois immunity, th intrnal pull-down is rlativly strong; thrfor th xtrnal drivr must b abl to supply th pull-down currnt whn attmpting to driv th input HIGH. o consrv powr, as th input lvl xcds th trip point of th MO input buffr (~ 0.5 x V ), th strong pull-down rvrts to a wak currnt sourc. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

3 HRERII (1) V = 1.8 V to 5.5 V, = -40 to 125. tandard Fast ymbol Paramtr Min Max Min Max Units F L lock Frquncy khz t HD: R ondition Hold im μs t LOW Low Priod of L lock μs t HIGH High Priod of L lock μs t U: R ondition tup im μs t HD:D Data In Hold im 0 0 μs t U:D Data In tup im ns t R D and L Ris im ns t (2) F D and L Fall im ns t U:O OP ondition tup im μs t BUF Bus Fr im Btwn OP and R μs t L Low to Data Out Valid μs t DH Data Out Hold im ns (2) i Nois Puls Filtrd at L and D Inputs ns t U:WP WP tup im 0 0 μs t HD:WP WP Hold im μs t WR Writ ycl im 5 5 ms t (2, 3) PU Powr-up to Rady Mod 1 1 ms Not: (1) st conditions according to.. st onditions tabl. (2) std initially and aftr a dsign or procss chang that affcts this paramtr. (3) t PU is th dlay btwn th tim V is stabl and th dvic is rady to accpt commands... E ONDIION Input Lvls Input Ris and Fall ims Input Rfrnc Lvls Output Rfrnc Lvls Output Load 0.2 x V to 0.8 x V 50 ns 0.3 x V, 0.7 x V 0.5 x V urrnt ourc: I OL = 3 m (V 2.5 V); I OL = 1 m (V < 2.5 V); L = 100 pf 2009 ILL. ll rights rsrvd. haractristics subjct to chang without notic 3 Doc No. MD-1102, Rv. L

4 2464 POWER-ON REE (POR) Each 2464 incorporats Powr-On Rst (POR) circuitry which protcts th intrnal logic against powring up in th wrong stat. h dvic will powr up into tandby mod aftr V xcds th POR triggr lvl and will powr down into Rst mod whn V drops blow th POR triggr lvl. his bi-dirctional POR bhavior protcts th dvic against brown-out failur following a tmporary loss of powr. PIN DERIPION L: h rial lock input pin accpts th clock signal gnratd by th Mastr. D: h rial Data I/O pin accpts input data and dlivrs output data. In transmit mod, this pin is opn drain. Data is acquird on th positiv dg, and is dlivrd on th ngativ dg of L. 0, 1 and 2 : h ddrss inputs st th dvic addrss that must b matchd by th corrsponding lav addrss bits. h ddrss inputs ar hard-wird HIGH or LOW allowing for up to ight dvics to b usd (cascadd) on th sam bus. Whn lft floating, ths pins ar pulld LOW intrnally. WP: Whn pulld HIGH, th Writ Protct input pin inhibits all writ oprations. Whn lft floating, this pin is pulld LOW intrnally. FUNIONL DERIPION h 2464 supports th Intr-Intgratd ircuit (I 2 ) Bus protocol. h protocol rlis on th us of a Mastr dvic, which provids th clock and dircts bus traffic, and lav dvics which xcut rqusts. h 2464 oprats as a lav dvic. Both Mastr and lav can transmit or rciv, but only th Mastr can assign thos rols. I 2 BU PROOOL h 2-wir I 2 bus consists of two lins, L and D, connctd to th V supply via pull-up rsistors. h Mastr provids th clock to th L lin, and ithr th Mastr or th lavs driv th D lin. 0 is transmittd by pulling a lin LOW and a 1 by ltting it stay HIGH. Data transfr may b initiatd only whn th bus is not busy (s.. haractristics). During data transfr, D must rmain stabl whil L is HIGH. R/OP ondition n D transition whil L is HIGH crats a R or OP condition (Figur 1). h R consists of a HIGH to LOW D transition, whil L is HIGH. bsnt th R, a lav will not rspond to th Mastr. h OP complts all commands, and consists of a LOW to HIGH D transition, whil L is HIGH. Dvic ddrssing h Mastr addrsss a lav by crating a R condition and thn broadcasting an 8-bit lav addrss. For th 2464, th first four bits of th lav addrss ar st to 1010 (h); th nxt thr bits, 2, 1 and 0, must match th logic stat of th similarly namd input pins. h R/W bit tlls th lav whthr th Mastr intnds to rad (1) or writ (0) data (Figur 2). cknowldg During th 9 th clock cycl following vry byt snt to th bus, th transmittr rlass th D lin, allowing th rcivr to rspond. h rcivr thn ithr acknowldgs () by pulling D LOW, or dos not acknowldg (No) by ltting D stay HIGH (Figur 3). Bus timing is illustratd in Figur 4. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

5 2464 Figur 1. tart/top iming L D R ONDIION OP ONDIION Figur 2. lav ddrss Bits R/W DEVIE DDRE Figur 3. cknowldg iming BU RELEE DELY (RNMIER) BU RELEE DELY (REEIVER) L FROM MER D OUPU FROM RNMIER D OUPU FROM REEIVER R DELY ( t) EUP ( t U:D ) Figur 4. Bus iming t F t HIGH t R t LOW t LOW L t U: t HD:D t HD: t U:D t U:O D IN t t DH t BUF D OU 2009 ILL. ll rights rsrvd. haractristics subjct to chang without notic 5 Doc No. MD-1102, Rv. L

6 2464 WRIE OPERION Byt Writ o writ data to mmory, th Mastr crats a R condition on th bus and thn broadcasts a lav addrss with th R/W bit st to 0. h Mastr thn snds two addrss byts and a data byt and concluds th sssion by crating a OP condition on th bus. h lav rsponds with aftr vry byt snt by th Mastr (Figur 5). h OP starts th intrnal Writ cycl, and whil this opration is in progrss (t WR ), th D output is tri-statd and th lav dos not acknowldg th Mastr (Figur 6). Pag Writ h Byt Writ opration can b xpandd to Pag Writ, by snding mor than on data byt to th lav bfor issuing th OP condition (Figur 7). Up to 32 (1) distinct data byts can b loadd into th intrnal Pag Writ Buffr starting at th addrss providd by th Mastr. h pag addrss is latchd, and as long as th Mastr kps snding data, th intrnal byt addrss is incrmntd up to th nd of pag, whr it thn wraps around (within th pag). Nw data can thrfor rplac data loadd arlir. Following th OP, data loadd during th Pag Writ sssion will b writtn to mmory in a singl intrnal Writ cycl (t WR ). cknowldg Polling s soon (and as long) as intrnal Writ is in progrss, th lav will not acknowldg th Mastr. his fatur nabls th Mastr to immdiatly follow-up with a nw Rad or Writ rqust, rathr than wait for th maximum spcifid Writ tim (t WR ) to laps. Upon rciving a No rspons from th lav, th Mastr simply rpats th rqust until th lav rsponds with. Hardwar Writ Protction With th WP pin hld HIGH, th ntir mmory is protctd against Writ oprations. If th WP pin is lft floating or is groundd, it has no impact on th Writ opration. h stat of th WP pin is strobd on th last falling dg of L immdiatly prcding th 1 st data byt (Figur 8). If th WP pin is HIGH during th strob intrval, th lav will not acknowldg th data byt and th Writ rqust will b rjctd. Dlivry tat h 2464 is shippd rasd, i.., all byts ar FFh. Not: (1) 2464 Rv. D (Not Rcommndd for Nw Dsigns) has 64-Byt Pag Writ Buffr. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

7 2464 Figur 5. Byt Writ qunc BU IVIY: MER R LVE DDRE DDRE a15 a8 DDRE a7 a0 D d7 d0 O P * * * P LVE * a15 a13 ar don't car bits. Figur 6. Writ ycl iming L D 8 th Bit Byt n t WR OP ONDIION R ONDIION DDRE Figur 7. Pag Writ qunc BU IVIY: MER R LVE DDRE DDRE DDRE D n D n+1 D n+p O P P LVE Figur 8. WP iming DDRE D L D a7 a0 d7 d0 tu:wp WP thd:wp 2009 ILL. ll rights rsrvd. haractristics subjct to chang without notic 7 Doc No. MD-1102, Rv. L

8 2464 RED OPERION Immdiat Rad o rad data from mmory, th Mastr crats a R condition on th bus and thn broadcasts a lav addrss with th R/W bit st to 1. h lav rsponds with and starts shifting out data rsiding at th currnt addrss. ftr rciving th data, th Mastr rsponds with No and trminats th sssion by crating a OP condition on th bus (Figur 9). h lav thn rturns to tandby mod. lctiv Rad o rad data rsiding at a spcific addrss, th slctd addrss must first b loadd into th intrnal addrss rgistr. his is don by starting a Byt Writ squnc, whrby th Mastr crats a R condition, thn broadcasts a lav addrss with th R/W bit st to 0 and thn snds two addrss byts to th lav. Rathr than complting th Byt Writ squnc by snding data, th Mastr thn crats a R condition and broadcasts a lav addrss with th R/W bit st to 1. h lav rsponds with aftr vry byt snt by th Mastr and thn snds out data rsiding at th slctd addrss. ftr rciving th data, th Mastr rsponds with No and thn trminats th sssion by crating a OP condition on th bus (Figur 10). quntial Rad If, aftr rciving data snt by th lav, th Mastr rsponds with, thn th lav will continu transmitting until th Mastr rsponds with No followd by OP (Figur 11). During quntial Rad th intrnal byt addrss is automatically incrmntd up to th nd of mmory, whr it thn wraps around to th bginning of mmory. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

9 2464 Figur 9. Immdiat Rad qunc and iming BU IVIY: MER R LVE DDRE N O O P P LVE D L 8 9 D 8th Bit D OU NO OP Figur 10. lctiv Rad qunc BU IVIY: MER R LVE DDRE DDRE DDRE R LVE DDRE N O O P P LVE D Figur 11. quntial Rad qunc BU IVIY: MER LVE DDRE N O O P P LVE D n D n+1 D n+2 D n+x 2009 ILL. ll rights rsrvd. haractristics subjct to chang without notic 9 Doc No. MD-1102, Rv. L

10 2464 PGE OULINE DRWING MOP 8-Lad 3.0 x 3.0mm (Z) E E1 YMBOL MIN NOM MX b c D E E B L L REF L B θ 0º 6º OP VIEW D 2 DEIL 1 b c IDE VIEW END VIEW θ L2 L1 L DEIL For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs (2) omplis with JEDE standard MO-187. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

11 2464 PDIP 8-Lad 300mils (L) PIN # 1 IDENIFIION D E1 YMBOL MIN NOM MX b b c D E B E B L OP VIEW E 2 1 L b2 c b B IDE VIEW END VIEW For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. (2) omplis with JEDE standard M ILL. ll rights rsrvd. haractristics subjct to chang without notic 11 Doc No. MD-1102, Rv. L

12 2464 OI 8-Lad 150mils (W) PIN # 1 IDENIFIION E1 E YMBOL MIN NOM MX b c D E E B h L θ 0º 8º OP VIEW D h 1 θ b L c IDE VIEW END VIEW For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with JEDE standard M-012. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

13 2464 OI 8-Lad 208mils (X) E1 E PIN#1 IDENIFIION OP VIEW D b 1 L c IDE VIEW END VIEW For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with EIJ standard EDR ILL. ll rights rsrvd. haractristics subjct to chang without notic 13 Doc No. MD-1102, Rv. L

14 2464 OP 8-Lad (Y) b E1 E YMBOL MIN NOM MX b c D E E B L 1.00 REF L θ1 0 8 OP VIEW D 2 θ1 c 1 L1 L IDE VIEW END VIEW For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with JEDE standard MO-153. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

15 2464 DFN 8-Pad 3 x 4.9mm (ZD2) D DEIL DP IZE 2.6 x 3.3mm E E2 PIN #1 IDENIFIION PIN #1 IDENIFIION 1 D2 OP VIEW IDE VIEW BOOM VIEW YMBOL MIN NOM MX FRON VIEW REF b b D D E L E YP L DEIL For currnt ap and Rl information, download th PDF fil from: Nots: 1. ll dimnsions ar in millimtrs. ngls in dgr. 2. omplis with JEDE MO ILL. ll rights rsrvd. haractristics subjct to chang without notic 15 Doc No. MD-1102, Rv. L

16 2464 DFN 8-Pad 2 x 3mm (VP2) D b E E2 PIN#1 IDENIFIION PIN#1 INDEX RE 1 D2 L OP VIEW IDE VIEW BOOM VIEW YMBOL MIN NOM MX REF b FRON VIEW D D E E YP L For currnt ap and Rl information, download th PDF fil from: Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with JEDE spcification MO-229. Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

17 2464 EXMPLE OF ORDERING INFORMION Prfix Dvic # uffix 2464 Y I G 3 ompany ID Product Numbr 2464 mpratur Rang I = Industrial (-40 to +85 ) E = Extndd (-40 to +125 ) : ap & Rl 2: 2,000/Rl (4)(6) 3: 3,000/Rl Packag L: PDIP W: OI, JEDE X: OI, EIJ (4) Y: OP Z: MOP (5) ZD2: DFN (3x4.9) (6) VP2: DFN (2x3) Lad Finish G: NiPdu Blank: Matt-in (4) For Product op Mark ods, click hr: Nots: (1) ll packags ar RoH-compliant (Lad-fr, Halogn-fr). (2) h standard lad finish is NiPdu on pr-platd (PPF) lad frams. (3) h dvic usd in th abov xampl is a 2464YI-G3 (OP, Industrial mpratur, NiPdu, ap & Rl, 3,000/Rl). (4) For OI, EIJ (X) packag th standard lad finish is Mattw-in. his packag is availabl in 2,000/Rl, i XI-2. (5) For availability, plas contact your narst ON miconductor als offic. (6) DFN, ZD2 is only availabl in 2000 pcs/rl, i.., 2464ZD2I-G2. h DFN 3 x 4.9mm (ZD2) packag is not rcommndd for nw dsigns. (7) For additional packag and tmpratur options, plas contact your narst ON miconductor als offic ILL. ll rights rsrvd. haractristics subjct to chang without notic 17 Doc No. MD-1102, Rv. L

18 2464 REVIION HIORY Dat Rvision Dscription 07-Oct-2005 Initial Issu 16-Nov-2005 B Updat Ordring Information dd ap and Rl pcifications 02-Fb-2006 Updat Ordring Information 23-ug-2006 D Updatd dvic dscription, supporting txt and figurs, packag outlins, packag marking and ordring information. Updatd and r-formattd D.. haractristics prsntation. Updatd and r-formattd.. haractristics prsntation to rflct tandard (100 khz) and Fast (400 khz) opration ovr th full voltag rang. 08-p-2006 E Rmov Packag Marking 13-Fb-2007 F Updat DFN 8 Lad (3x4.9mm) packag 20-Mar-2007 G dd DFN 8 Lad (2x3mm) packag 29-Mar-2007 H Updat Pag Writ Buffr to 32-Byts (for 2464 Rv. E) 17-ug-2007 I Updat all Packag Outlin Drawings dd Extndd mpratur Rang Updat D.. Oprating haractristics tabl dd MD- to documnt numbr 25-pr-2008 J dd X Packag Updat Pin Impdanc haractristics dd op Mark wb link box 24-Oct-2008 hang logo and fin print to ON miconductor 14-Jan-2009 L dd MOP Packag ON miconductor and ar rgistrd tradmarks of miconductor omponnts Industris, LL (ILL). ILL rsrvs th right to mak changs without furthr notic to any products hrin. ILL maks no warranty, rprsntation or guarant rgarding th suitability of its products for any particular purpos, nor dos ILL assum any liability arising out of th application or us of any product or circuit, and spcifically disclaims any and all liability, including without limitation spcial, consquntial or incidntal damags. ypical paramtrs which may b providd in ILL data shts and/or spcifications can and do vary in diffrnt applications and actual prformanc may vary ovr tim. ll oprating paramtrs, including ypicals must b validatd for ach customr application by customr's tchnical xprts. ILL dos not convy any licns undr its patnt rights nor th rights of othrs. ILL products ar not dsignd, intndd, or authorizd for us as componnts in systms intndd for surgical implant into th body, or othr applications intndd to support or sustain lif, or for any othr application in which th failur of th ILL product could crat a situation whr prsonal injury or dath may occur. hould Buyr purchas or us ILL products for any such unintndd or unauthorizd application, Buyr shall indmnify and hold ILL and its officrs, mploys, subsidiaris, affiliats, and distributors harmlss against all claims, costs, damags, and xpnss, and rasonabl attorny fs arising out of, dirctly or indirctly, any claim of prsonal injury or dath associatd with such unintndd or unauthorizd us, vn if such claim allgs that ILL was nglignt rgarding th dsign or manufactur of th part. ILL is an Equal Opportunity/ffirmativ ction Employr. his litratur is subjct to all applicabl copyright laws and is not for rsal in any mannr. PUBLIION ORDERING INFORMION LIERURE FULFILLMEN: Litratur Distribution ntr for ON miconductor P.O. Box 5163, Dnvr, olorado U Phon: or oll Fr U/anada Fax: or oll Fr U/anada ordrlit@onsmi.com N. mrican chnical upport: oll Fr U/anada Europ, Middl East and frica chnical upport: Phon: Japan ustomr Focus ntr: Phon: ON miconductor Wbsit: Ordr Litratur: For additional information, plas contact your local als Rprsntativ Doc. No. MD-1102, Rv. L ILL. ll rights rsrvd. haractristics subjct to chang without notic

128-Kb I 2 C CMOS Serial EEPROM

128-Kb I 2 C CMOS Serial EEPROM 24128 128-b I 2 MO rial EEPROM FEURE upports tandard and Fast I 2 Protocol 1.8V to 5.5V upply Voltag Rang 64-Byt Pag Writ Buffr Hardwar Writ Protction for ntir mmory chmitt riggrs and Nois upprssion Filtrs

More information

CAT24C kb CMOS Serial EEPROM, Cascadable

CAT24C kb CMOS Serial EEPROM, Cascadable 24164 16 kb MO rial EEROM, ascadabl Dscription h 24164 is a 16 kb MO cascadabl rial EEROM dvic organizd intrnally as 128 pags of 16 byts ach, for a total of 2048 x 8 bits. h dvic supports both th tandard

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2432 32- I 2 MO rial ROM scription h 2432 is a 32 MO rial ROM dvics, intrnally organizd as 128 pags of 32 yts ach. It faturs a 32 yt pag writ uffr and supports oth th tandard (100 khz) as wll as Fast (400

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2464 64 b I 2 MO rial ROM scription h 2464 is a 64 b MO rial ROM dvic, intrnally organizd as 8192 words of 8 bits ach. It faturs a 32 byt pag writ buffr and supports th tandard (100 khz), Fast (400 khz)

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 2464 64 I 2 MO rial PROM scription h 2464 is a 64 MO rial PROM dvic, intrnally organizd as 8192 words of 8 its ach. It faturs a 32 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and

More information

CAT24C02, CAT24C04, CAT24C08, CAT24C16. EEPROM Serial 2/4/8/16 Kb I 2 C

CAT24C02, CAT24C04, CAT24C08, CAT24C16. EEPROM Serial 2/4/8/16 Kb I 2 C 2402, 2404, 2408, 2416 PROM rial 2/4/8/16 b I 2 scription h 2402/04/08/16 ar 2 b, 4 b, 8 b and 16 b rspctivly I 2 rial PROM dvics organizd intrnally as 16/32/64 and 128 pags rspctivly of 16 byts ach. ll

More information

CAT24C01/02/04/08/16. 1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM DEVICE DESCRIPTION FEATURES PIN FUNCTIONS

CAT24C01/02/04/08/16. 1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM DEVICE DESCRIPTION FEATURES PIN FUNCTIONS 2401/02/04/08/16 1-, 2-, 4-, 8- and 16- MO rial PROM FUR upports tandard and Fast I 2 Protocol 1.8 V to 5.5 V upply Voltag Rang 16-Byt Pag Writ Buffr Hardwar Writ Protction for ntir mmory chmitt riggrs

More information

NLX2G00. Dual 2-Input NAND Gate

NLX2G00. Dual 2-Input NAND Gate ual 2-Input NN Gat Th NLX2G00 is an advancd high-spd dual 2-input CMOS NN gat in ultra-small footprint. Th NLX2G00 input structurs provid protction whn voltags up to 7.0 volts ar applid, rgardlss of th

More information

NLX3G17. Triple Non-Inverting Schmitt-Trigger Buffer

NLX3G17. Triple Non-Inverting Schmitt-Trigger Buffer NLX3G7 Tripl Non-Invrting Schmitt-Triggr Buffr Th NLX3G7 MiniGat is an advancd high spd CMOS tripl non invrting Schmitt triggr buffr in ultra small footprint. Th NLX3G7 input and output structurs provid

More information

NLX1G10. 3-Input NAND Gate

NLX1G10. 3-Input NAND Gate NG0 3-Input NN Gat Th NG0 is an advancd high spd 3 input MOS NN gat in ultra small footprint. Th NG0 input structurs provid protction whn voltags up to 7.0 V ar applid, rgardlss of th supply voltag. Faturs

More information

NLU2G16. Dual Non-Inverting Buffer

NLU2G16. Dual Non-Inverting Buffer NLU2G ual Non-Invrting Buffr Th NLU2G MiniGat is an advancd high spd CMOS dual non invrting buffr in ultra small footprint. Th NLU2G input and output structurs provid protction whn voltags up to 7.0 V

More information

NLU2G17. Dual Non-Inverting Schmitt-Trigger Buffer

NLU2G17. Dual Non-Inverting Schmitt-Trigger Buffer NLU2G7 ual Non-Invrting Schmitt-Triggr Buffr Th NLU2G7 MiniGat is an advancd high spd CMOS dual non invrting Schmitt triggr buffr in ultra small footprint. Th NLU2G7 input and output structurs provid protction

More information

CAT Kb SPI Serial CMOS EEPROM

CAT Kb SPI Serial CMOS EEPROM 64-Kb SPI Srial CMOS EEPROM Dscription Th CT25640 is a 64 Kb Srial CMOS EEPROM dvic intrnally organizd as 8Kx8 bits. This faturs a 64 byt pag writ buffr and supports th Srial Priphral Intrfac (SPI) protocol.

More information

7WB Bit Bus Switch. The 7WB3306 is an advanced high speed low power 2 bit bus switch in ultra small footprints.

7WB Bit Bus Switch. The 7WB3306 is an advanced high speed low power 2 bit bus switch in ultra small footprints. 2-Bit Bus Switch Th WB3306 is an advancd high spd low powr 2 bit bus switch in ultra small footprints. Faturs High Spd: t PD = 0.25 ns (Max) @ V CC = 4.5 V 3 Switch Connction Btwn 2 Ports Powr Down Protction

More information

NLU1GT32. Single 2-Input OR Gate, TTL Level. LSTTL Compatible Inputs

NLU1GT32. Single 2-Input OR Gate, TTL Level. LSTTL Compatible Inputs NUGT32 Singl 2-Input OR Gat, TT vl STT Compatibl Inputs Th NUGT32 MiniGat is an advancd CMOS high spd 2 input OR gat in ultra small footprint. Th dvic input is compatibl with TT typ input thrsholds and

More information

CAT25080, CAT Kb and 16-Kb SPI Serial CMOS EEPROM

CAT25080, CAT Kb and 16-Kb SPI Serial CMOS EEPROM 8-Kb and 16-Kb SPI Srial CMOS EEPROM Dscription Th CT25080/25160 ar 8 Kb/16 Kb Srial CMOS EEPROM dvics intrnally organizd as 1024x8/2048x8 bits. Thy fatur a 32 byt pag writ buffr and support th Srial Priphral

More information

NLU1GT86. Single 2-Input Exclusive OR Gate, TTL Level. LSTTL Compatible Inputs

NLU1GT86. Single 2-Input Exclusive OR Gate, TTL Level. LSTTL Compatible Inputs NUGT8 Singl 2-Input xclusiv OR Gat, TT vl STT Compatibl Inputs Th NUGT8 MiniGat is an advancd CMOS high spd 2 input xclusiv OR gat in ultra small footprint. Th dvic input is compatibl with TT typ input

More information

32-Tap Digitally Programmable Potentiometer (DPP )

32-Tap Digitally Programmable Potentiometer (DPP ) -Tap Digitally Programmabl Potntiomtr (DPP ) CAT FEATURES -position linar tapr potntiomtr Low powr CMOS tchnology Singl supply opration:.v V Incrmnt up/down srial intrfac Rsistanc valus: 0kΩ, 0kΩ and 00kΩ

More information

CAT93C56, CAT93C57. 2-Kb Microwire Serial CMOS EEPROM. CAT93C57 Not Recommended for New Designs: Replace with CAT93C56

CAT93C56, CAT93C57. 2-Kb Microwire Serial CMOS EEPROM. CAT93C57 Not Recommended for New Designs: Replace with CAT93C56 2-K Microwir Srial CMOS EEPROM CT93C57 Not Rcommndd for Nw signs: Rplac with CT93C56 scription Th CT93C56/57 is a 2 k CMOS Srial EEPROM dvic which is organizd as ithr 128 rgistrs of 16 its (ORG pin at

More information

100-Tap Digitally Programmable Potentiometer (DPP )

100-Tap Digitally Programmable Potentiometer (DPP ) 00-Tap Digitally Programmabl Potntiomtr ( ) CAT FEATURES 00-position linar tapr potntiomtr Non-volatil EEPROM wipr storag 0 na ultra-low standby currnt Singl supply opration:. V.0 V Incrmnt up/down srial

More information

CAT93C46. 1 kb Microwire Serial EEPROM

CAT93C46. 1 kb Microwire Serial EEPROM 1 k Microwir Srial PROM scription Th CT93C46 is a 1 k Srial PROM mmory dvic which is configurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ach rgistr can writtn

More information

CAT24C21. 1 kb Dual Mode Serial EEPROM for VESA Plug-and-Play

CAT24C21. 1 kb Dual Mode Serial EEPROM for VESA Plug-and-Play 2421 1 k ual Mod rial ROM for V lug-and-lay sription h 2421 is a 1 k rial MO ROM intrnally organizd as 128 words of 8 its ah. h dvi omplis with th Vido ltronis tandard ssoiation s (V ), isplay ata hannl

More information

CAT24C kb I 2 C CMOS Serial EEPROM

CAT24C kb I 2 C CMOS Serial EEPROM 24256 256 k I 2 MO rial ROM sription h 24256 is a 256 k rial MO ROM, intrnally organizd as 32,768 words of 8 its ah. It faturs a 64 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and

More information

20-V N-Channel 1.8-V (G-S) MOSFET

20-V N-Channel 1.8-V (G-S) MOSFET -V N-Channl.8-V (G-) MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A).37 at V G = 4. V 7.3.39 at V G =. V 7..43 at V G =.8 V 6.8 FEATURE TrnchFET Powr MOFET MICRO FOOT Chipscal Packaging Rducs Footprint Ara

More information

SP1001 Series - 8pF 15kV Unidirectional TVS Array

SP1001 Series - 8pF 15kV Unidirectional TVS Array Sris - 8pF kv Unidirctional TVS Array RoHS Pb GRN scription Znr diods fabricatd in a propritary silicon avalanch tchnology protct ach I/O pin to provid a high lvl of protction for lctronic quipmnt that

More information

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging SP490/SP491 Full uplx RS-485 Transcivrs FTURS +5V Only Low Powr icmos rivr/rcivr nal (SP491) RS-485 and RS-422 rivrs/rcivrs Pin Compatil with LTC490 and SN75179 (SP490) Pin Compatil with LTC491 and SN75180

More information

Precision Micropower 2.5V ShuntVoltage Reference

Precision Micropower 2.5V ShuntVoltage Reference SPX4040 Prcision Micropowr.5V ShuntVoltag Rfrnc FETURES Trimmd Bandgap to 0.5% and % Wid Oprating Currnt 0µ to 5m Extndd Tmpratur Rang: -40 C to 85 C Low Tmpratur Cofficint 00 ppm/ C Rplacmnt in for LM4040

More information

N57M tap Digital Potentiometer (POT)

N57M tap Digital Potentiometer (POT) NM tap igital Potntiomtr (POT) scription Th NM is a singl digital POT dsignd as an lctronic rplacmnt for mchanical potntiomtrs and trim pots. Idal for automatd adjustmnts on high volum production lins,

More information

N-Channel 40-V (D-S) MOSFET

N-Channel 40-V (D-S) MOSFET i5y N-Channl -V (-) MOFE PROUC UMMARY V (V) R (on) (Ω) I (A) a Q g (yp.).38 at V G = V 33 37.5 nc.5 at V G =.5 V 3 FEAURE Halogn-fr According to IEC 29-2-2 Availabl rnchfe Gn II Powr MOFE % R g and UI

More information

CAT24C kb I 2 C CMOS Serial EEPROM

CAT24C kb I 2 C CMOS Serial EEPROM 24512 512 k I 2 M rial RM sription h 24512 is a 512 k rial M RM, intrnally organizd as 65,536 words of 8 its ah. It faturs a 128 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and Fast

More information

General Purpose ESD Protection - SP1001 Series. Description. Features. Applications

General Purpose ESD Protection - SP1001 Series. Description. Features. Applications TVS iod Arrays (SPA iods) Gnral Purpos ES Protction - SP00 Sris SP00 Sris - 8pF kv Unidirctional TVS Array RoHS Pb GREEN scription Znr diods fabricatd in a propritary silicon avalanch tchnology protct

More information

Low Capacitance ESD Protection - SP3003 Series. Description. Features. Applications. LCD/ PDP TVs DVD Players Desktops MP3/ PMP Digital Cameras

Low Capacitance ESD Protection - SP3003 Series. Description. Features. Applications. LCD/ PDP TVs DVD Players Desktops MP3/ PMP Digital Cameras TVS iod Arrays (SPA iods) SP3003 Sris 0.65pF iod Array RoHS Pb GREEN scription Th SP3003 has ultra low capacitanc rail-to-rail diods with an additional znr diod fabricatd in a propritary silicon avalanch

More information

P-Channel 30-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET i443ay PChannl 3V () MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A).75 at V G = V 5 3. at V G = 4.5 V.3 O8 FEATURE Halognfr According to IEC 649 Availabl TrnchFET Powr MOFET APPLICATION Notbook Load witch

More information

256K (32K x 8) OTP EPROM AT27C256R

256K (32K x 8) OTP EPROM AT27C256R Faturs Fast Rad Accss Tim 45 ns Low-Powr CMOS Opration 100 µa Max Standby 20 ma Max Activ at 5 MHz JEDEC Standard Packags 28-lad PDIP 32-lad PLCC 28-lad TSOP and SOIC 5V ± 10% Supply High Rliability CMOS

More information

CAT24C Kb I 2 C CMOS Serial EEPROM

CAT24C Kb I 2 C CMOS Serial EEPROM 24512 512 I 2 MO rial ROM sription h 24512 is a 512 rial MO ROM, intrnally organizd as 65,536 words of 8 its ah. It faturs a 128 yt pag writ uffr and supports th tandard (100 khz), Fast (400 khz) and Fast

More information

P-Channel 1.8-V (G-S) MOSFET

P-Channel 1.8-V (G-S) MOSFET i4465ay PChannl.8V (G) MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A) b Q g (Typ.) 9 at V G = 4.5 V 3.7 8 at V G = 2.5 V 2.4 55 nc 6 at V G =.8 V FEATURE Halognfr According to IEC 624922 Availabl TrnchFET

More information

G D S. Drain-Source Voltage 30 V Gate-Source Voltage. at T =100 C Continuous Drain Current 3

G D S. Drain-Source Voltage 30 V Gate-Source Voltage. at T =100 C Continuous Drain Current 3 N-channl Enhancmnt-mod Powr MOSFET Simpl Driv Rquirmnt D Fast Switching Charactristics Low Gat Charg R DS(ON) 25mΩ G RoHS-compliant, halogn-fr I D 28A S BV DSS 30V Dscription Advancd Powr MOSFETs from

More information

G D S. Drain-Source Voltage 60 V Gate-Source Voltage + 20 V. at T =100 C Continuous Drain Current 3. Linear Derating Factor 0.

G D S. Drain-Source Voltage 60 V Gate-Source Voltage + 20 V. at T =100 C Continuous Drain Current 3. Linear Derating Factor 0. N-channl Enhancmnt-mod Powr MOSFET Simpl Driv Rquirmnt D Fast Switching Charactristics Low On-rsistanc R DS(ON) 36mΩ G RoHS-compliant, halogn-fr I D 25A S BV DSS 6V Dscription Advancd Powr MOSFETs from

More information

2SA2029 / 2SA1774EB / 2SA1774 / 2SA1576UB / 2SA1576A / 2SA1037AK. Outline. Base UMT3. Base. Package size (mm) Taping code

2SA2029 / 2SA1774EB / 2SA1774 / 2SA1576UB / 2SA1576A / 2SA1037AK. Outline. Base UMT3. Base. Package size (mm) Taping code 2S2029 / 2S1774B / 2S1774 / 2S1576UB / 2S1576 / 2S1037K PNP 50m -50V Gnral Purpos Transistors Datasht Outlin Paramtr V CO I C Valu 50V 150m VMT3 MT3F Collctor Bas Bas mittr mittr Collctor Faturs 1) Gnral

More information

32-Tap Digitally Programmable Potentiometer (DPP )

32-Tap Digitally Programmable Potentiometer (DPP ) -Tap Digitally Programmabl Potntiomtr (DPP ) CAT FEATURES -position linar tapr potntiomtr Low powr CMOS tchnology Singl supply opration:.v V Incrmnt up/down srial intrfac Rsistanc valus: 0kΩ, 0kΩ and 00kΩ

More information

20 V N-Channel 1.8 V (G-S) MOSFET

20 V N-Channel 1.8 V (G-S) MOSFET V N-Channl.8 V (G-) MOFET PROUCT UMMARY V (V) R (on) ( ) I (A) Bump id Viw 3 4.37 at V G = 4. V 7.3.39 at V G =. V 7..43 at V G =.8 V 6.8 G MICRO FOOT Backsid Viw 84 xxx FEATURE TrnchFET Powr MOFET MICRO

More information

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT PT24 sris Suprsds data of 200 pr 4 2004 ug 02 PT24 sris FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral

More information

100-Tap Digitally Programmable Potentiometer (DPP )

100-Tap Digitally Programmable Potentiometer (DPP ) 00-Tap Digitally Programmabl Potntiomtr ( ) CAT FEATURES 00-position linar tapr potntiomtr Non-volatil EEPROM wipr storag 0nA ultra-low standby currnt Singl supply opration:.v.0v Incrmnt up/down srial

More information

N-Channel 20 V (D-S) MOSFET

N-Channel 20 V (D-S) MOSFET N-Channl 2 V (-) MOFET i846b PROUCT UMMARY V (V) R (on) () MAX. I (A) Q g (TYP.) 2 mm.37 at V G = 2.5 V 6 7.5 nc.33 at V G = 4.5 V 6.42 at V G =.8 V 5 xxxx xxx Backsid Viw MICRO FOOT.5 x.5 mm 6 5 Bump

More information

DATA SHEET. PDTC144W series NPN resistor-equipped transistors; R1=47kΩ, R2 = 22 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTC144W series NPN resistor-equipped transistors; R1=47kΩ, R2 = 22 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT Suprsds data of 2004 Mar 2 2004 ug 7 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching

More information

Ph.D. students Department of Electronics and Telecommunications, Politecnico di Torino

Ph.D. students Department of Electronics and Telecommunications, Politecnico di Torino 01OPIIU Il softwar libro Dvic-to-dvic communications: Wi-Fi Dirct Laura Cocona s189195 Carlo Borgiattino s189149 Ph.D. studnts Dpartmnt of Elctronics and Tlcommunications, Politcnico di Torino Rport for

More information

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT PT24 sris Suprsds data of 200 pr 4 2004 ug 02 PT24 sris FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral

More information

DATA SHEET. PDTC114Y series NPN resistor-equipped transistors; R1 = 10 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTC114Y series NPN resistor-equipped transistors; R1 = 10 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT Suprsds data of 200 Sp 0 2004 ug 7 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching and

More information

DATA SHEET. PDTC143Z series NPN resistor-equipped transistors; R1 = 4.7 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTC143Z series NPN resistor-equipped transistors; R1 = 4.7 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS ISCRT SMICONUCTORS T SHT Suprsds data of 2004 pr 06 2004 ug 6 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching

More information

CAT25010, CAT25020, CAT Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM

CAT25010, CAT25020, CAT Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM CT25010, CT25020, CT25040 1-K, 2-K and 4-K SPI Srial CMOS PROM sription Th CT25010/20/40 ar 1 K/2 K/4 K Srial CMOS PROM dvis intrnally organizd as 128x8/256x8/512x8 its. Thy fatur a 16 yt pag writ uffr

More information

Random Access Techniques: ALOHA (cont.)

Random Access Techniques: ALOHA (cont.) Random Accss Tchniqus: ALOHA (cont.) 1 Exampl [ Aloha avoiding collision ] A pur ALOHA ntwork transmits a 200-bit fram on a shard channl Of 200 kbps at tim. What is th rquirmnt to mak this fram collision

More information

N-Channel 20 V (D-S) MOSFET

N-Channel 20 V (D-S) MOSFET N-Channl V (-) MOFET PROUCT UMMARY V (V) R (on) ( ) Max. I (A) Q g (Typ.).37 at V G =.5 V 7.5 nc.33 at V G =.5 V. at V G =.8 V 5 Bump id Viw MICRO FOOT G Backsid Viw FEATURE TrnchFET Powr MOFET Ultra-small.5

More information

DUAL P-CHANNEL MATCHED MOSFET PAIR

DUAL P-CHANNEL MATCHED MOSFET PAIR DVNCD INR DVICS, INC. D1102/D1102B D1102 DU P-CHNN MTCHD MOSFT PIR GNR DSCRIPTION Th D1102 is a monolithic dual P-channl matchd transistor pair intndd for a road rang of analog applications. Ths nhancmntmod

More information

REFLECTIVE OBJECT SENSOR

REFLECTIVE OBJECT SENSOR QR4 PACKAG DIMNSIONS + + D.6 (6.) D + +.49 (.5). (8.4).97 (5.) 4.4 (8.) SCHMATIC.8 (.).8 (.46) SQ. (4X) 4. (.54).6 (9.) NOTS:. Dimensions for all drawings are in inches.. Tolerance of ±. on all non-nominal

More information

DG3537, DG3538, DG3539, DG , 360 MHz, Dual SPST Analog Switches. Vishay Siliconix DESCRIPTION FEATURES BENEFITS APPLICATIONS

DG3537, DG3538, DG3539, DG , 360 MHz, Dual SPST Analog Switches. Vishay Siliconix DESCRIPTION FEATURES BENEFITS APPLICATIONS 4, 360 MHz, Dual SPST nalog Switchs DESRIPTION Th DG3537, DG3538, DG3539, DG3540 ar dual SPST analog switchs which oprat from.8 V to 5.5 V singl rail powr supply. Thy ar dsign for audio, vido, and US switching

More information

General Notes About 2007 AP Physics Scoring Guidelines

General Notes About 2007 AP Physics Scoring Guidelines AP PHYSICS C: ELECTRICITY AND MAGNETISM 2007 SCORING GUIDELINES Gnral Nots About 2007 AP Physics Scoring Guidlins 1. Th solutions contain th most common mthod of solving th fr-rspons qustions and th allocation

More information

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers Product is End of Lif G348, G349 Prcision 8-h/ual 4-h Low Voltag nalog Multiplxrs ESRIPTION Th G348, G349 uss imos wafr fabrication tchnology that allows th G348/349 to oprat on singl and dual supplis.

More information

Unfired pressure vessels- Part 3: Design

Unfired pressure vessels- Part 3: Design Unfird prssur vssls- Part 3: Dsign Analysis prformd by: Analysis prformd by: Analysis vrsion: According to procdur: Calculation cas: Unfird prssur vssls EDMS Rfrnc: EF EN 13445-3 V1 Introduction: This

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notic ar Customr, On 7 Fbruary 207 th formr NXP Standard Product businss bcam a nw company with th tradnam Nxpria. Nxpria is an industry lading supplir of iscrt, Logic and PowrMOS smiconductors

More information

512K (64K x 8) OTP EPROM AT27C512R

512K (64K x 8) OTP EPROM AT27C512R Faturs Fast Rad Accss Tim 45 ns Low-Powr CMOS Opration 100 µa Max Standby 20 ma Max Activ at 5 MHz JEDEC Standard Packags 28-lad PDIP 32-lad PLCC 28-lad TSOP and SOIC 5V ± 10% Supply High-Rliability CMOS

More information

Three-wire Serial EEPROMs AT93C46 AT93C56 (1) AT93C66 (2)

Three-wire Serial EEPROMs AT93C46 AT93C56 (1) AT93C66 (2) Faturs Low-voltag and Standard-voltag Opration 2.7 (V CC = 2.7V to 5.5V).8 (V CC =.8V to 5.5V) Usr-slctabl Intrnal Organization K: 28 x 8 or 64 x 6 2K: 256 x 8 or 28 x 6 4K: 52 x 8 or 256 x 6 Thr-wir Srial

More information

MA 262, Spring 2018, Final exam Version 01 (Green)

MA 262, Spring 2018, Final exam Version 01 (Green) MA 262, Spring 218, Final xam Vrsion 1 (Grn) INSTRUCTIONS 1. Switch off your phon upon ntring th xam room. 2. Do not opn th xam booklt until you ar instructd to do so. 3. Bfor you opn th booklt, fill in

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notic ar Customr, On 7 Fbruary 207 th formr NXP Standard Product businss bcam a nw company with th tradnam Nxpria. Nxpria is an industry lading supplir of iscrt, Logic and PowrMOS smiconductors

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notic ar Customr, On 7 Fbruary 207 th formr NXP Standard Product businss bcam a nw company with th tradnam Nxpria. Nxpria is an industry lading supplir of iscrt, Logic and PowrMOS smiconductors

More information

IXTT3N200P3HV IXTH3N200P3HV

IXTT3N200P3HV IXTH3N200P3HV Advanc Tchnical Information High Voltag Powr MOSFET S I R S(on) = V = A N-Channl Enhancmnt Mod TO-HV (IXTT) G S (Tab) Symbol Tst Conditions Maximum Ratings S = C to C V V GR = C to C, R GS = M V S Continuous

More information

CAT93C46B. 1-Kb Microwire Serial EEPROM

CAT93C46B. 1-Kb Microwire Serial EEPROM 1-K Mirowir Srial PROM sription Th CT93C46B is a 1 K Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an writtn (or

More information

IXBT22N300HV IXBH22N300HV

IXBT22N300HV IXBH22N300HV High Voltag, High Gain BIMOSFT TM Monolithic Bipolar MOS Transistor Advanc Tchnical Information IXBTNHV IXBHNHV V CS = V = A V C(sat). TO-6HV (IXBT) Symbol Tst Conditions Maximum Ratings V CS = 5 C to

More information

First derivative analysis

First derivative analysis Robrto s Nots on Dirntial Calculus Chaptr 8: Graphical analysis Sction First drivativ analysis What you nd to know alrady: How to us drivativs to idntiy th critical valus o a unction and its trm points

More information

Chapter 6 Folding. Folding

Chapter 6 Folding. Folding Chaptr 6 Folding Wintr 1 Mokhtar Abolaz Folding Th folding transformation is usd to systmatically dtrmin th control circuits in DSP architctur whr multipl algorithm oprations ar tim-multiplxd to a singl

More information

Answer Homework 5 PHA5127 Fall 1999 Jeff Stark

Answer Homework 5 PHA5127 Fall 1999 Jeff Stark Answr omwork 5 PA527 Fall 999 Jff Stark A patint is bing tratd with Drug X in a clinical stting. Upon admiion, an IV bolus dos of 000mg was givn which yildd an initial concntration of 5.56 µg/ml. A fw

More information

ECE 2210 / 00 Phasor Examples

ECE 2210 / 00 Phasor Examples EE 0 / 00 Phasor Exampls. Add th sinusoidal voltags v ( t ) 4.5. cos( t 30. and v ( t ) 3.. cos( t 5. v ( t) using phasor notation, draw a phasor diagram of th thr phasors, thn convrt back to tim domain

More information

Lecture 26: Quadrature (90º) Hybrid.

Lecture 26: Quadrature (90º) Hybrid. Whits, EE 48/58 Lctur 26 Pag f Lctur 26: Quadratur (9º) Hybrid. Back in Lctur 23, w bgan ur discussin f dividrs and cuplrs by cnsidring imprtant gnral prprtis f thrand fur-prt ntwrks. This was fllwd by

More information

Searching Linked Lists. Perfect Skip List. Building a Skip List. Skip List Analysis (1) Assume the list is sorted, but is stored in a linked list.

Searching Linked Lists. Perfect Skip List. Building a Skip List. Skip List Analysis (1) Assume the list is sorted, but is stored in a linked list. 3 3 4 8 6 3 3 4 8 6 3 3 4 8 6 () (d) 3 Sarching Linkd Lists Sarching Linkd Lists Sarching Linkd Lists ssum th list is sortd, but is stord in a linkd list. an w us binary sarch? omparisons? Work? What if

More information

SPI Serial EEPROMs AT25128 AT Features. Description. Pin Configurations. 128K (16,384 x 8) 256K (32,768 x 8)

SPI Serial EEPROMs AT25128 AT Features. Description. Pin Configurations. 128K (16,384 x 8) 256K (32,768 x 8) Faturs Srial Priphral Intrfac (SPI) Compatibl Supports SPI Mods 0 (0,0) and 3 (,) Low-voltag and Standard-voltag Opration.7 (V CC =.7V to 5.5V).8 (V CC =.8V to 5.5V) 3 MHz Clock Rat 64-byt Pag Mod and

More information

2/12/2013. Overview. 12-Power Transmission Text: Conservation of Complex Power. Introduction. Power Transmission-Short Line

2/12/2013. Overview. 12-Power Transmission Text: Conservation of Complex Power. Introduction. Power Transmission-Short Line //03 Ovrviw -owr Transmission Txt: 4.6-4.0 ECEGR 45 owr ystms Consrvation of Complx owr hort in owr Transmission owr Transmission isualization Radial in Mdium and ong in owr Transmission oltag Collaps

More information

CAT93C46B. EEPROM Serial 1-Kb Microwire

CAT93C46B. EEPROM Serial 1-Kb Microwire PROM Srial 1-K Mirowir sription Th CT93C46B is a 1 K Mirowir Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an

More information

Item. Recommended LC Driving Voltage for Standard Temp. Modules

Item. Recommended LC Driving Voltage for Standard Temp. Modules AV2020 20x2 Character 5x7 dots with cursor 1/16 duty +5V single supply Built in Controller (KS0066 or quivalent) B/L driven by pin1 and 2, 15 and 16 or A,K Pin Assignment No. Symbol Function 1 Vss Gnd,

More information

Aim To manage files and directories using Linux commands. 1. file Examines the type of the given file or directory

Aim To manage files and directories using Linux commands. 1. file Examines the type of the given file or directory m E x. N o. 3 F I L E M A N A G E M E N T Aim To manag ils and dirctoris using Linux commands. I. F i l M a n a g m n t 1. il Examins th typ o th givn il or dirctory i l i l n a m > ( o r ) < d i r c t

More information

100-Tap Digitally Programmable Potentiometer (DPP )

100-Tap Digitally Programmable Potentiometer (DPP ) 00-Tap igitally Programmabl Potntiomtr ( ) CT FTURS 00-position linar tapr potntiomtr Non-volatil PROM wipr storag 0n ultra-low standby currnt Singl supply opration:.v.0v Incrmnt up/down srial intrfac

More information

Physical Organization

Physical Organization Lctur usbasd symmtric multiprocssors (SM s): combin both aspcts Compilr support? rchitctural support? Static and dynamic locality of rfrnc ar critical for high prformanc M I M ccss to local mmory is usually

More information

CAT93C86B. 16-Kb Microwire Serial EEPROM

CAT93C86B. 16-Kb Microwire Serial EEPROM 16-K Mirowir Srial PROM sription Th CT93C86B is a 16 K Srial PROM mmory dvi whih is onfigurd as ithr rgistrs of 16 its (ORG pin at V CC ) or 8 its (ORG pin at GN). ah rgistr an writtn (or rad) srially

More information

CS 6353 Compiler Construction, Homework #1. 1. Write regular expressions for the following informally described languages:

CS 6353 Compiler Construction, Homework #1. 1. Write regular expressions for the following informally described languages: CS 6353 Compilr Construction, Homwork #1 1. Writ rgular xprssions for th following informally dscribd languags: a. All strings of 0 s and 1 s with th substring 01*1. Answr: (0 1)*01*1(0 1)* b. All strings

More information

That is, we start with a general matrix: And end with a simpler matrix:

That is, we start with a general matrix: And end with a simpler matrix: DIAGON ALIZATION OF THE STR ESS TEN SOR INTRO DUCTIO N By th us of Cauchy s thorm w ar abl to rduc th numbr of strss componnts in th strss tnsor to only nin valus. An additional simplification of th strss

More information

ECE602 Exam 1 April 5, You must show ALL of your work for full credit.

ECE602 Exam 1 April 5, You must show ALL of your work for full credit. ECE62 Exam April 5, 27 Nam: Solution Scor: / This xam is closd-book. You must show ALL of your work for full crdit. Plas rad th qustions carfully. Plas chck your answrs carfully. Calculators may NOT b

More information

Definition1: The ratio of the radiation intensity in a given direction from the antenna to the radiation intensity averaged over all directions.

Definition1: The ratio of the radiation intensity in a given direction from the antenna to the radiation intensity averaged over all directions. Dirctivity or Dirctiv Gain. 1 Dfinition1: Dirctivity Th ratio of th radiation intnsity in a givn dirction from th antnna to th radiation intnsity avragd ovr all dirctions. Dfinition2: Th avg U is obtaind

More information

(1) Then we could wave our hands over this and it would become:

(1) Then we could wave our hands over this and it would become: MAT* K285 Spring 28 Anthony Bnoit 4/17/28 Wk 12: Laplac Tranform Rading: Kohlr & Johnon, Chaptr 5 to p. 35 HW: 5.1: 3, 7, 1*, 19 5.2: 1, 5*, 13*, 19, 45* 5.3: 1, 11*, 19 * Pla writ-up th problm natly and

More information

Computing and Communications -- Network Coding

Computing and Communications -- Network Coding 89 90 98 00 Computing and Communications -- Ntwork Coding Dr. Zhiyong Chn Institut of Wirlss Communications Tchnology Shanghai Jiao Tong Univrsity China Lctur 5- Nov. 05 0 Classical Information Thory Sourc

More information

The graph of y = x (or y = ) consists of two branches, As x 0, y + ; as x 0, y +. x = 0 is the

The graph of y = x (or y = ) consists of two branches, As x 0, y + ; as x 0, y +. x = 0 is the Copyright itutcom 005 Fr download & print from wwwitutcom Do not rproduc by othr mans Functions and graphs Powr functions Th graph of n y, for n Q (st of rational numbrs) y is a straight lin through th

More information

Higher order derivatives

Higher order derivatives Robrto s Nots on Diffrntial Calculus Chaptr 4: Basic diffrntiation ruls Sction 7 Highr ordr drivativs What you nd to know alrady: Basic diffrntiation ruls. What you can larn hr: How to rpat th procss of

More information

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER 4.-V to.-v V CC Opration s for BCD Cod Storag Blanking Capability Phas for Complmnting s Fanout (Ovr Tmpratur Rang) Standard s 0 LSTTL Loads Baland Propagation Dlay and Transition Tims Signifiant Powr

More information

TRANSISTOR AND DIODE STUDIES. Prof. H. J. Zimmermann Prof. S. J. Mason C. R. Hurtig Prof. R. B. Adler Dr. W. D. Jackson R. E.

TRANSISTOR AND DIODE STUDIES. Prof. H. J. Zimmermann Prof. S. J. Mason C. R. Hurtig Prof. R. B. Adler Dr. W. D. Jackson R. E. XI. TANSISTO AND DIODE STUDIES Prof. H. J. Zimmrmann Prof. S. J. Mason C.. Hurti Prof.. B. Adlr Dr. W. D. Jackson. E. Nlson A. DESIGN OF TANSFOMEESS TANSISTO AUDIO AMPIFIES Considrabl ffort by many oranizations

More information

1 Minimum Cut Problem

1 Minimum Cut Problem CS 6 Lctur 6 Min Cut and argr s Algorithm Scribs: Png Hui How (05), Virginia Dat: May 4, 06 Minimum Cut Problm Today, w introduc th minimum cut problm. This problm has many motivations, on of which coms

More information

Differential Equations

Differential Equations Prfac Hr ar m onlin nots for m diffrntial quations cours that I tach hr at Lamar Univrsit. Dspit th fact that ths ar m class nots, th should b accssibl to anon wanting to larn how to solv diffrntial quations

More information

TEMASEK JUNIOR COLLEGE, SINGAPORE. JC 2 Preliminary Examination 2017

TEMASEK JUNIOR COLLEGE, SINGAPORE. JC 2 Preliminary Examination 2017 TEMASEK JUNIOR COLLEGE, SINGAPORE JC Prliminary Eamination 7 MATHEMATICS 886/ Highr 9 August 7 Additional Matrials: Answr papr hours List of Formula (MF6) READ THESE INSTRUCTIONS FIRST Writ your Civics

More information

Tap Changer Type MHZ Specification, Assembly and Materials

Tap Changer Type MHZ Specification, Assembly and Materials Tap Changr Typ MH Spcification, ssmbly and Matrials Dscriptions Gnral Spcifications Rmarks availabl in on, two or thr phas application multi layr typs upon rqust shaft lngth availabl in variabl sizs driving

More information

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

LOW POWER SCHOTTKY.   GUARANTEED OPERATING RANGES ORDERING INFORMATION The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel

More information

ME 321 Kinematics and Dynamics of Machines S. Lambert Winter 2002

ME 321 Kinematics and Dynamics of Machines S. Lambert Winter 2002 3.4 Forc Analysis of Linkas An undrstandin of forc analysis of linkas is rquird to: Dtrmin th raction forcs on pins, tc. as a consqunc of a spcifid motion (don t undrstimat th sinificanc of dynamic or

More information

Addition of angular momentum

Addition of angular momentum Addition of angular momntum April, 0 Oftn w nd to combin diffrnt sourcs of angular momntum to charactriz th total angular momntum of a systm, or to divid th total angular momntum into parts to valuat th

More information

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module FATURS Nonvolatile Storage without Battery Problems Directly Replaces 128K x 8 Static RAM, Battery- Backed RAM or PROM 35ns and

More information

SER/BER in a Fading Channel

SER/BER in a Fading Channel SER/BER in a Fading Channl Major points for a fading channl: * SNR is a R.V. or R.P. * SER(BER) dpnds on th SNR conditional SER(BER). * Two prformanc masurs: outag probability and avrag SER(BER). * Ovrall,

More information