HD74LS76ARPEL. Dual J-K Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul Ordering Information
|
|
- Millicent Jenkins
- 5 years ago
- Views:
Transcription
1 ual - Flip-Flops (with Prst and Clar) R Rv.3.00 ul Faturs Ordring Information Part Nam H74LS76P H74LS76RPL Pakag Typ ILP-16 pin SOP-16 pin(c) Pakag Cod (Prvious Cod) P0016-B (P-16FV) SP0016G- (FP-16NV) Not: Plas onsult th sals offi for th abov pakag availability. Pakag bbrviation P RP Taping bbrviation (uantity) L(2,500 ps/rl) Pin rrangmnt 1C C GN V CC 2C C (Top viw) Rv.3.00, ul , pag 1 of 6
2 Funtion Tabl s Outputs Prst Clar L H X X X H L H L X X X L H L L X X X H* H* H H L L 0 0 H H H L H L H H L H L H H H H H Toggl H H H X X 0 0 H; high lvl, L; low lvl, X; irrlvant, ; transition from high to low lvl, 0; lvl of bfor th indiatd stady-stat input onditions wr stablishd. 0; omplmnt of 0 or lvl of bfor th indiatd stady-stat input onditions wr stablishd. Toggl; ah output hangs to th omplmnt of its prvious lvl on ah ativ transition indiatd by. * This onfiguration is nonstabl; that is, it will not prsist whn prst and lar inputs rturn to thir inativ (high) lvl. Blok iagram (1/2) Prst Clar bsolut Maximum Ratings Itm Symbol Ratings Unit Supply voltag V CC 7 V voltag V IN 7 V Powr dissipation P T 400 mw Storag tmpratur Tstg 65 to +150 C Not: Voltag valu, unlss othrwis notd, ar with rspt to ntwork ground trminal. Rommndd Oprating Conditions Itm Symbol Min Typ Max Unit Supply voltag V CC V Output urrnt I OH 400 µ I OL 8 m Oprating tmpratur Topr C frquny f lok 0 30 MHz Puls width High t w 20 Clar Prst Low t w 25 ns Stup tim H ata t su 20 L ata t su 20 ns Hold tim t h 0 ns Rv.3.00, ul , pag 2 of 6
3 ltrial Charatristis voltag Itm Symbol min. typ.* max. Unit Condition V IH 2.0 V V IL 0.8 V 2.7 V (Ta = 20 to +75 C) V CC = 4.75 V, V IH = 2 V, V IL = 0.8 V, I OH = 400 µ Output voltag 0.5 I OL = 8 m V 0.4 I OL = 4 m, 20 Clar 60 I IH µ V CC = 5.25 V, V I = 2.7 V Prst urrnt Short-iruit output urrnt, 0.4 Clar 0.8 I IL** Prst , 0.1 Clar 0.3 I I Prst m m V CC = 5.25 V, V I = 0.4 V V CC = 5.25 V, V I = 7 V I OS m V CC = 5.25 V Supply urrnt*** I CC 4 6 m V CC = 5.25 V V CC = 4.75 V, V IH = 2 V, V IL = 0.8 V lamp voltag V I 1.5 V V CC = 4.75 V, I IN = 18 m Nots: * V CC = 5 V, Ta = 25 C ** I IL should not b masurd whn prst and lar inputs ar low at sam tim. *** With all outputs opn, I CC is masurd with th and outputs high in turn. t th tim of masurmnt, th lok input is groundd. Swithing Charatristis (V CC = 5 V, Ta = 25 C) Itm Symbol s Outputs min. typ. max. Unit Condition Maximum lok frquny f max MHz Clar ns Propagation dlay tim Prst, ns C L = 15 pf, R L = 2 kω Timing finition t w 3 V t su t h t su t h 0 V 3 V, "H" ata "L" ata 0 V Rv.3.00, ul , pag 3 of 6
4 Tsting Mthod Tst Ciruit 1. ƒ max,,, (, ) V CC Output P.G. out=50ω 4.5V C Output Load iruit 1 RL CL Sam as Load Ciruit 1. Nots: 1. Tst is put into th ah flip-flop. 2. C L inluds prob and jig apaitan. 3. ll diods ar 1S2074(H). 2., (Clar, Prst, ) V CC Output P.G. out=50ω P.G. 4.5V C Output Load iruit 1 RL CL Sam as Load Ciruit 1. out=50ω Nots: 1. Tst is put into th ah flip-flop. 2. C L inluds prob and jig apaitan. 3. ll diods ar 1S2074(H). Rv.3.00, ul , pag 4 of 6
5 Wavforms 1 t TLH t THL 90% t w(l) 90% t w(h) 3 V 0 V Not: input puls; t TLH 15 ns, t THL 6 ns, R = 1 MHz, duty yl = 50% and for fmax., t TLH = t THL 2.5 ns Wavforms 2 t THL t TLH Clar 90% 90% t w () t THL t TLH 3V 0V Prst 90% 90% t w () 3V 0V Not: Crar and prst input puls; t TLH 15 ns, t THL 6 ns, R = 1 MHz, Rv.3.00, ul , pag 5 of 6
6 1 H74LS76 Pakag imnsions IT Pakag Cod P-IP16-6.3x RNSS Cod P0016-B Prvious Cod P-16FV MSS[Typ.] 1.05g b 3 L Rfrn Symbol 1 imnsion in Millimtrs Min Nom Max b ( Ni/Pd/u plating ) L IT Pakag Cod P-SOP x RNSS Cod SP0016G- Prvious Cod FP-16NV MSS[Typ.] 0.15g 16 *1 9 F H 1 NOT) 1. IMNSIONS"*1 (Nom)"N"*2" O NOT INCLU MOL FLSH. 2. IMNSION"*3"OS NOT INCLU TRIM OFFST. Indx mark *2 1 *3 x M 8 Trminal ross stion ( Ni/Pd/u plating ) Rfrn Symbol 2 1 imnsion in Millimtrs Min Nom Max L b y tail F L H x y L L Rv.3.00, ul , pag 6 of 6
7 Sals Stratgi Planning iv. Nippon Bldg., 2-6-2, Oht-mahi, Chiyoda-ku, Tokyo , apan p safty first in your iruit dsigns! 1. Rnsas Thnology Corp. puts th maximum ffort into making smiondutor produts bttr and mor rliabl, but thr is always th possibility that troubl may our with thm. Troubl with smiondutors may lad to prsonal injury, fir or proprty damag. Rmmbr to giv du onsidration to safty whn making your iruit dsigns, with appropriat masurs suh as (i) plamnt of substitutiv, auxiliary iruits, (ii) us of nonflammabl matrial or (iii) prvntion against any malfuntion or mishap. Nots rgarding ths matrials 1. Ths matrials ar intndd as a rfrn to assist our ustomrs in th sltion of th Rnsas Thnology Corp. produt bst suitd to th ustomr's appliation; thy do not onvy any lins undr any intlltual proprty rights, or any othr rights, blonging to Rnsas Thnology Corp. or a third party. 2. Rnsas Thnology Corp. assums no rsponsibility for any damag, or infringmnt of any third-party's rights, originating in th us of any produt data, diagrams, harts, programs, algorithms, or iruit appliation xampls ontaind in ths matrials. 3. ll information ontaind in ths matrials, inluding produt data, diagrams, harts, programs and algorithms rprsnts information on produts at th tim of publiation of ths matrials, and ar subjt to hang by Rnsas Thnology Corp. without noti du to produt improvmnts or othr rasons. It is thrfor rommndd that ustomrs ontat Rnsas Thnology Corp. or an authorizd Rnsas Thnology Corp. produt distributor for th latst produt information bfor purhasing a produt listd hrin. Th information dsribd hr may ontain thnial inaurais or typographial rrors. Rnsas Thnology Corp. assums no rsponsibility for any damag, liability, or othr loss rising from ths inaurais or rrors. Plas also pay attntion to information publishd by Rnsas Thnology Corp. by various mans, inluding th Rnsas Thnology Corp. Smiondutor hom pag ( 4. Whn using any or all of th information ontaind in ths matrials, inluding produt data, diagrams, harts, programs, and algorithms, plas b sur to valuat all information as a total systm bfor making a final dision on th appliability of th information and produts. Rnsas Thnology Corp. assums no rsponsibility for any damag, liability or othr loss rsulting from th information ontaind hrin. 5. Rnsas Thnology Corp. smiondutors ar not dsignd or manufaturd for us in a dvi or systm that is usd undr irumstans in whih human lif is potntially at stak. Plas ontat Rnsas Thnology Corp. or an authorizd Rnsas Thnology Corp. produt distributor whn onsidring th us of a produt ontaind hrin for any spifi purposs, suh as apparatus or systms for transportation, vhiular, mdial, arospa, nular, or undrsa rpatr us. 6. Th prior writtn approval of Rnsas Thnology Corp. is nssary to rprint or rprodu in whol or in part ths matrials. 7. If ths produts or thnologis ar subjt to th apans xport ontrol rstritions, thy must b xportd undr a lins from th apans govrnmnt and annot b importd into a ountry othr than th approvd dstination. ny divrsion or rxport ontrary to th xport ontrol laws and rgulations of apan and/or th ountry of dstination is prohibitd. 8. Plas ontat Rnsas Thnology Corp. for furthr dtails on ths matrials or th produts ontaind thrin. RNSS SLS OFFICS Rfr to " for th latst and dtaild information. Rnsas Thnology mria, In. 450 Holgr Way, San os, C , U.S. Tl: <1> (408) , Fax: <1> (408) Rnsas Thnology urop Limitd uks Madow, Millboard Road, Bourn nd, Bukinghamshir, SL8 5FH, U.. Tl: <44> (1628) , Fax: <44> (1628) Rnsas Thnology Hong ong Ltd. 7th Floor, North Towr, World Finan Cntr, Harbour City, 1 Canton Road, Tsimshatsui, owloon, Hong ong Tl: <852> , Fax: <852> Rnsas Thnology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipi, Taiwan Tl: <886> (2) , Fax: <886> (2) Rnsas Thnology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai , China Tl: <86> (21) , Fax: <86> (21) Rnsas Thnology Singapor Pt. Ltd. 1 Harbour Front vnu, #06-10, ppl Bay Towr, Singapor Tl: <65> , Fax: <65> Rnsas Thnology ora Co., Ltd. ukj Cntr Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Soul , ora Tl: <82> , Fax: <82> Rnsas Thnology Malaysia Sdn. Bhd. Unit 906, Blok B, Mnara morp, morp Trad Cntr, No.18, alan Prsiaran Barat, Ptaling aya, Slangor arul hsan, Malaysia Tl: <603> , Fax: <603> Rnsas Thnology Corp., ll rights rsrvd. Printd in apan. Colophon.3.0
HD74LS21FPEL. Dual 4-input Positive AND Gates. Features. Pin Arrangement. Circuit Schematic (1/2) REJ03D Rev.2.00 Feb.18.
H4S2 ual 4-input Positiv N Gats RJ03040 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H4S2P H4S2FP Pakag Typ IP-4 pin SOP-4 pin (JIT) Pakag Cod (Prvious Cod) PRP004B-B (P-4V) PRSP004F-B (FP-4V)
More informationHD74LS74ARPEL. Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul.22.
H74S74 ual -typ Positiv dg-triggrd Flip-Flops (with Prst and Clar) RJ03045 0300 Rv.3.00 Jul.22.2005 Faturs Ordring Information Part Nam H74S74P H74S74FP H74S74RP Pakag Typ IP-4 pin SOP-4 pin (JIT) SOP-4
More informationHD74LS138RPEL. 3-Line-to-8-Line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.3.00 Jul
3-in-to-8-in odrs / multiplxrs RJ030434 0300 Rv.3.00 Jul.3.2005 Th H74S38 dods on-of-ight lin dpndnt on th onditions at th thr binaly slt inputs and th thr nabl inputs. Two ativ-low and on ativ-high nabl
More informationHD74LS00RPEL. Quadruple 2-Input NAND Gates. Features. Pin Arrangement. REJ03D Rev.2.00 Feb Ordering Information
H4S00 Quadrupl 2-Input NN Gats RJ03038 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H4S00P H4S00FP H4S00RP Pakag Tp IP-4 pin SOP-4 pin (JIT) SOP-4 pin (JC) Pakag Cod (Prvious Cod) PRP004B-B
More informationHD74LS85FPEL. 4-bit Magnitude Comparator. Features. Pin Arrangement. REJ03D Rev.2.00 Feb
4-bit Magnitud Comparator RJ03D0421 0200 Rv.2.00 Fb.18.2005 This four bit magnitud omparator prforms omparison of straight binary and straight BCD (8-4-2-1) ods. Thr fully dodd disions about two 4-bit
More informationHD74HC147FPEL. 10-to-4-line Priority Encoder. Description. Features. Function Table. REJ03D (Previous ADE ) Rev.2.
0-to-4-lin Priority nodr RJ030572-0200 (Prvious -205-446) Rv.2.00 Ot, 2005 sription Th H74HC47 faturs priority noding of th inputs to nsur that only th highst ordr data lin is nodd. Nin input lins ar nodd
More informationHex Bus Drivers (non-inverted data outputs with three-state outputs)
H74S367 H Bus rivrs (non-invrtd data outputs with thr-stat outputs) RJ030480 0200 Rv.2.00 Fb.8.2005 Faturs Ordring Information Part Nam H74S367P H74S367FP H74S367RP Pakag Tp IP-6 pin SOP-6 pin (JIT) SOP-6
More informationHD74HC85RPEL. 4-bit Magnitude Comparator. Description. Features. REJ03D (Previous ADE ) Rev.2.00 Oct 06, 2005
4-bit Magnitud Comparator RJ030555-0200 (Prvious -205-427) Rv.2.00 Ot 06, 2005 sription Th H74HC85 is dsignd for high spd omparison of two four bit words. This iruit has ight omparison input, 4 for ah
More informationHD74LS164RPEL. 8-Bit Parallel-Out Serial-in Shift Register. Features. Pin Arrangement. REJ03D Rev.2.00 Feb
8-it Paralll-Out rial-in hift gistr J030448 0200 v.2.00 Fb.8.2005 This 8-bit shift rgistr faturs gatd srial inputs and an asynhronous lar. Th gatd srial inputs ( and ) prmit omplt ontrol ovr inoming data
More informationDual Retriggerable Monostable Multivibrators (with Clear)
ual Rtriggrabl Monostabl Multivibrators (with Clar) RJ030429 0200 Rv.2.00 Fb.8.2005 This d- triggrd multivibrator faturs output puls width ontrol by thr mthod. Th basi puls tim is programmd by sltion of
More informationOld Company Name in Catalogs and Other Documents
To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.
More informationOld Company Name in Catalogs and Other Documents
To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.
More informationOld Company Name in Catalogs and Other Documents
To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.
More informationOld Company Name in Catalogs and Other Documents
To our ustomrs, Old Company Nam in Catalogs and Othr oumnts On pril 1 st, 2010, NC ltronis Corporation mrgd with Rnsas Thnology Corporation, and Rnsas ltronis Corporation took ovr all th businss of both
More informationCK PR CLR CK PR Q CLR Q. (Top view)
Prliminary atasht H74LS74 ual -typ Positiv dg-triggrd Flip-Flops (with Prst and Clar) R04S0012J0400 (Prvious: RJ030415-0300) Rv.4.00 21, 2011 Faturs Ordring Information Part Nam H74LS74P H74LS74FPL H74LS74RPL
More informationOld Company Name in Catalogs and Other Documents
To our ustomrs, Old Compan Nam in Catalogs and Othr oumnts On pril st, 200, NC ltronis Corporation mrgd with Rnsas Thnolog Corporation, and Rnsas ltronis Corporation took ovr all th businss of both ompanis.
More informationHD74LS93FPEL. 4-bit Binary Counter. Features. Pin Arrangement. REJ03D Rev.2.00 Feb
4-bit Binary Counter RJ03D0423 0200 Rev.2.00 Feb.18.2005 The HD74LS93 contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and three-state binary counter for divide-by-eight.
More informationHD74LS155P. Dual 2-line-to-4-line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.2.00 Feb
Dual 2-line-to-4-line Decoders / Demultiplexers REJ03D0440 0200 Rev.2.00 Feb.18.2005 This circuit features dual 1-line-to-4-line demultiprexer with individual strobes and common binary-address input. When
More informationHD74LS293P. 4-bit Binary Counter. Features. Pin Arrangement. Function Table. REJ03D Rev.3.00 Jul
4-bit Binary Counter REJ03D0477 0300 Rev.3.00 Jul.15.2005 This counter contai four master-slave flip-flops and additional gating to provide a divide-by-two counter and divideby-eight counter. This counter
More informationMultiple RS-232 Drivers & Receivers
Multipl S232 rivrs & ivrs Produt sription Th ar monolithi dvi ontaining 3 indpndnt drivs and 5 rivrs. Ths ar dsignd to intrfa twn dat trminal quipmnt and dat ommuniation quipmnt as dsignd y I232. Faturs
More informationCD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER
4.-V to.-v V CC Opration s for BCD Cod Storag Blanking Capability Phas for Complmnting s Fanout (Ovr Tmpratur Rang) Standard s 0 LSTTL Loads Baland Propagation Dlay and Transition Tims Signifiant Powr
More informationR1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar
4M High Speed SRAM (256-kword 16-bit) REJ03C0107-0100Z Rev. 1.00 Mar.12.2004 Description The R1RW0416D is a 4-Mbit high speed static RAM organized 256-kword 16-bit. It has realized high speed access time
More information2SA2029 / 2SA1774EB / 2SA1774 / 2SA1576UB / 2SA1576A / 2SA1037AK. Outline. Base UMT3. Base. Package size (mm) Taping code
2S2029 / 2S1774B / 2S1774 / 2S1576UB / 2S1576 / 2S1037K PNP 50m -50V Gnral Purpos Transistors Datasht Outlin Paramtr V CO I C Valu 50V 150m VMT3 MT3F Collctor Bas Bas mittr mittr Collctor Faturs 1) Gnral
More informationHD74HC42. BCD-to-Decimal Decoder. ADE (Z) 1st. Edition Sep Description. Features
BCD-to-Decimal Decoder ADE-205-418 (Z) 1st. Edition Sep. 2000 Description Data on the four input pins select one of the 10 outputs corresponding to the value of the BCD number on the inputs. An output
More informationHD74HC4511. BCD-to-Seven Segment Latch/Decoder/Driver. Description. Features
HD74HC4511 BCD-to-Seven Segment Latch/Decoder/Driver Description The HD74HC4511 provides the functions of a 4-bit storage latch, a BCD-to-seven-segment decoder, and an output driver. Lamp test (LT), blanking
More informationDATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS
ISCRT SMICONUCTORS T SHT PT24 sris Suprsds data of 200 pr 4 2004 ug 02 PT24 sris FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral
More information5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 3.3V. Front View APL1084. TO-252 Package. Front View APL1084.
5 ow Dropout Fast Rspons Positiv djustabl Rgulator and Fixd 3.3V Faturs Gnral Dsription Fast Transint Rspons Guarantd Dropout Voltag at Multipl Currnts oad Rgulation: 0.05% Typ. in Rgulation: 0.03% Typ.
More informationSP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging
SP490/SP491 Full uplx RS-485 Transcivrs FTURS +5V Only Low Powr icmos rivr/rcivr nal (SP491) RS-485 and RS-422 rivrs/rcivrs Pin Compatil with LTC490 and SN75179 (SP490) Pin Compatil with LTC491 and SN75180
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More informationMM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear
MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of
More information8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION
FATURS Specifically designed for Video applicatio Combines the 74F373, two 74F57s, and the 74F66 functio in one package Interleaved loading with : mux ual 8-bit parallel inputs Traparent latch on all B
More information20-V N-Channel 1.8-V (G-S) MOSFET
-V N-Channl.8-V (G-) MOFET PROUCT UMMARY V (V) R (on) (Ω) I (A).37 at V G = 4. V 7.3.39 at V G =. V 7..43 at V G =.8 V 6.8 FEATURE TrnchFET Powr MOFET MICRO FOOT Chipscal Packaging Rducs Footprint Ara
More informationCD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
More informationMM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear
MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear General Description This high speed D-TYPE FLIP-FLOP with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise
More informationDATA SHEET. PDTC144W series NPN resistor-equipped transistors; R1=47kΩ, R2 = 22 kω DISCRETE SEMICONDUCTORS
ISCRT SMICONUCTORS T SHT Suprsds data of 2004 Mar 2 2004 ug 7 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching
More informationHD74AC166/HD74ACT166
HD74AC166/HD74ACT166 8-bit Shift Register Description The HD74AC166/HD74ACT166 is an 8-bit, serial or parallel-in, serial-out shift register using edge triggered D-type flip-flops. Serial and parallel
More informationCD4013BM CD4013BC Dual D Flip-Flop
CD4013BM CD4013BC Dual D Flip-Flop General Description The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors
More information54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K
More informationMM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop
MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop General Description The MM54HC173 MM74HC173 is a high speed TRI-STATE QUAD D TYPE FLIP-FLOP that utilizes advanced silicongate CMOS technology It possesses
More informationDM54LS73A DM74LS73A Dual Negative-Edge-Triggered
June 1989 DM54LS73A DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent negative-edge-triggered
More informationCAT93C46B. 1-Kb Microwire Serial EEPROM
1-K Mirowir Srial PROM sription Th CT93C46B is a 1 K Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an writtn (or
More informationUNISONIC TECHNOLOGIES CO., LTD U74HC164
UNISONIC TECHNOLOGIES CO., LTD 8-BIT SERIAL-IN AND PARALLEL-OUT SHIFT REGISTER DIP-14 DESCRIPTION The is an 8-bit edge-triggered shift registers with serial input and parallel output. A LOW-to-HIGH transition
More informationFeatures. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop
More informationBCD-to-Seven-Segment Decoder / Driver (Internal Pull-up outputs) Package Code (Previous Code) PRDP0016AE-B (DP-16FV) B C LT BI/RBO RBI. f g a.
H74LS48 -to-svn-smnt or / rivr (Intrnl Pull-up outputs) REJ030411 0300 Rv.3.00 Jul.22.2005 H74LS48 turs tiv hih outputs or rivin lmp urs. This iruit hs ull rippl lnkin input / output ontrols n lmp tst
More informationMM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register
MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register General Description This 4-bit high speed bidirectional shift register utilizes advanced silicon-gate CMOS technology to achieve the low
More informationDM74LS90 DM74LS93 Decade and Binary Counters
DM74LS90 DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage
More informationCAT93C46B. EEPROM Serial 1-Kb Microwire
PROM Srial 1-K Mirowir sription Th CT93C46B is a 1 K Mirowir Srial PROM mmory dvi whih is onfigurd as ithr 64 rgistrs of 16 its (ORG pin at V CC ) or 128 rgistrs of 8 its (ORG pin at GN). ah rgistr an
More informationHD74LS47FPEL. BCD-to-Seven-Segment Decoder / Driver (with 15 V Outputs) Features. Pin Arrangement. REJ03D Rev.3.
-to-svn-smnt or / rivr (with 5 V ) RJ03040-030 Rv.3.0 My 0, 2006 turs tiv-low outputs sin or rivin innsnt initors irtly. This vi hs ull rippl-lnkin input / outputrols n lmp tst. isply pttrns or input ounts
More informationHN58V65A Series HN58V66A Series
HN58V65A Series HN58V66A Series 64 k EEPROM (8-kword 8-bit) Ready/Busy Function, RES Function (HN58V66A) REJ03C0149-0300Z (Previous ADE-203-539B (Z) Rev. 2.0) Rev. 3.00 Dec. 04. 2003 Description Renesas
More informationABB Power T&D Company Inc. Relay Division Coral Springs, FL Allentown, PA. For Excessive or Reverse Power Detection Device Number: 32
Suprsds DB 1-, pags 1-, datd Jun, 199 E, D, C/1-A CW for Thr Systm Appliation in FT-11 Cas ABB Powr T&D Company In. Rlay Division Coral Springs, FL Allntown, PA For Exssiv or Rvrs Powr Dttion Dvi Numbr:
More informationCD4029BM CD4029BC Presettable Binary Decade Up Down Counter
CD4029BM CD4029BC Presettable Binary Decade Up Down Counter General Description The CD4029BM CD4029BC is a presettable up down counter which counts in either binary or decade mode depending on the voltage
More informationCM1213A, SZCM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays
1, 2 and 4-Channl ow Capaitan S Prottion rrays Produt sription Th CM1213 family of diod arrays has bn dsignd to provid S prottion for ltroni omponnts or subsystms rquiring minimal apaitiv loading. Ths
More informationDM5490 DM7490A DM7493A Decade and Binary Counters
DM5490 DM7490A DM7493A Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and
More informationMM54HC154 MM74HC154 4-to-16 Line Decoder
MM54HC154 MM74HC154 4-to-16 Line Decoder General Description This decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications It possesses
More informationCD74HC109, CD74HCT109
Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop
More informationCD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch
CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch General Description The CD4723B is a dual 4-bit addressable latch with common control inputs including two address
More informationREFLECTIVE OBJECT SENSOR
QR4 PACKAG DIMNSIONS + + D.6 (6.) D + +.49 (.5). (8.4).97 (5.) 4.4 (8.) SCHMATIC.8 (.).8 (.46) SQ. (4X) 4. (.54).6 (9.) NOTS:. Dimensions for all drawings are in inches.. Tolerance of ±. on all non-nominal
More informationDATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS
ISCRT SMICONUCTORS T SHT PT24 sris Suprsds data of 200 pr 4 2004 ug 02 PT24 sris FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral
More informationDATA SHEET. PDTC114Y series NPN resistor-equipped transistors; R1 = 10 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS
ISCRT SMICONUCTORS T SHT Suprsds data of 200 Sp 0 2004 ug 7 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching and
More informationDATA SHEET. PDTC143Z series NPN resistor-equipped transistors; R1 = 4.7 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS
ISCRT SMICONUCTORS T SHT Suprsds data of 2004 pr 06 2004 ug 6 FTURS uilt-in bias rsistors Simplifid circuit dsign Rduction of componnt count Rducd pick and plac costs. PPLICTIONS Gnral purpos switching
More informationMM54HC08 MM74HC08 Quad 2-Input AND Gate
MM54HC08 MM74HC08 Quad 2-Input AND Gate General Description These AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More information54173 DM54173 DM74173 TRI-STATE Quad D Registers
54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance
More informationFeatures. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2
CD40192BM CD40192BC Synchronous 4-Bit Up Down Decade Counter CD40193BM CD40193BC Synchronous 4-Bit Up Down Binary Counter General Description These up down counters are monolithic complementary MOS (CMOS)
More informationSA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD
A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can
More informationSensors and Actuators Sensor Physics
Snsors and Atuators Snsor Physis Sandr Stuijk (s.stuijk@tu.nl) Dpartmnt of ltrial ninrin ltroni Systms PN-JUNCON SNSOS (Chaptr 6.5) 3 mpratur snsors plamnt xitation physial fft matrial thrmal snsor ontat
More informationM74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)
3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 16ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationDS34C87T CMOS Quad TRI-STATE Differential Line Driver
DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all
More informationMM54HC244 MM74HC244 Octal TRI-STATE Buffer
MM54HC244 MM74HC244 Octal TRI-STATE Buffer General Description These TRI-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed noninverting buffers They possess
More informationSN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY
uad Flip Flop The LSTTL/MSI SN74LS75 is a high speed uad Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the inputs is stored
More informationCD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate
CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate General Description Employing complementary MOS (CMOS) transistors to achieve wide power supply operating
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD40160BM CD40160BC Decade Counter with Asynchronous Clear CD40161BM CD40161BC Binary Counter with Asynchronous Clear CD40162BM CD40162BC Decade Counter with Synchronous Clear CD40163BM CD40163BC Binary
More informationMC74LCX138 Low Voltage CMOS 3 to 8 Decoder/Demultiplexer With 5 V Tolerant Inputs The MC74LCX138 is a high performance, 3 to 8 decoder/demultiplexer o
Low Voltage CMOS 3 to 8 Decoder/Demultiplexer With 5 V Tolerant Inputs The is a high performance, 3 to 8 decoder/demultiplexer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs
More informationDM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs.
More informationObsolete Product(s) - Obsolete Product(s)
8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I
More informationMM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer
MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer General Description This 8-channel digital multiplexer with TRI-STATE outputs utilizes advanced silicon-gate CMOS technology Along with the high noise
More informationCAT93C76B. EEPROM Serial 8-Kb Microwire
PROM Srial 8-K Mirowir sription Th CT93C76B is an 8 K Mirowir Srial PROM mmory dvi whih is onfigurd as ithr rgistrs of 16 its (ORG pin at V CC or Not Conntd) or 8 its (ORG pin at GN). ah rgistr an writtn
More informationM74HC20TTR DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationHCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER
4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER 4 STAGE CLOCKED SHIFT OPERATION SYNCHRONOUS PARALLEL ENTRY ON ALL 4 STAGES JK INPUTS ON FIRST STAGE ASYNCHRONOUS TRUE/COMPLEMENT CONTROL ON ALL OUTPUTS STATIC
More informationM74HC147TTR 10 TO 4 LINE PRIORITY ENCODER
10 TO 4 LINE PRIORITY ENCODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationHD74LV1G08A L 2. Data Sheet. 2 input AND Gate. Description. Features. Outline and Article Indication. R04DS0020EJ0900 Rev.9.00.
HD74LV1G08 2 input ND Gate Data Sheet R04DS0020EJ0900 Rev.9.00 Desription The HD74LV1G08 has two input ND gate in a 5 pin pakage. Low voltage and high-speed operation is suitale for the attery powered
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More information3SK318. Silicon N-Channel Dual Gate MOS FET UHF RF Amplifier. ADE (Z) 1st. Edition Feb Features. Outline
Silicon N-Channel Dual Gate MOS FET UHF RF Amplifier ADE-08-600 (Z) st. Edition Feb. 998 Features Low noise characteristics; (NF=. db typ. at f= 900 MHz) Excellent cross modulation characteristics Capable
More informationM74HCT688TTR 8 BIT EQUALITY COMPARATOR
8 BIT EQUALITY COMPARATOR HIGH SPEED: t PD = 21ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationDM74LS90/DM74LS93 Decade and Binary Counters
DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage
More informationCD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationCAT tap Digital Potentiometer (POT) with Buffered Wiper
32 tap igital Potntiomtr (POT) with Buffrd Wipr sription Th CT5112 is a singl digital POT dsignd as an ltroni rplamnt for mhanial potntiomtrs. Idal for automatd adjustmnts on high volum prodution lins,
More informationObsolete Product(s) - Obsolete Product(s)
8-BIT PRIORITY ENCODER CONVERTS FROM 1 TO 8 TO INPUTS BINARY PROVIDES CASCADING FEATURE TO HANDLE ANY NUMBER OF INPUTS GROUP SELECT INDICATES ONE OR MORE PRIORITY INPUTS QUIESCENT CURRENT SPECIFIED UP
More information54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers
54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip
More informationIXTT3N200P3HV IXTH3N200P3HV
Advanc Tchnical Information High Voltag Powr MOSFET S I R S(on) = V = A N-Channl Enhancmnt Mod TO-HV (IXTT) G S (Tab) Symbol Tst Conditions Maximum Ratings S = C to C V V GR = C to C, R GS = M V S Continuous
More information54LS256 DM74LS256 Dual 4-Bit Addressable Latch
54LS256 DM74LS256 Dual 4-Bit Addressable Latch General Description The LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4071BM CD4071BC Quad 2-Input OR Buffered B Series Gate CD4081BM CD4081BC Quad 2-Input AND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More informationNeotec Semiconductor Ltd. 新德科技股份有限公司
rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial
More informationObsolete Product(s) - Obsolete Product(s)
3 TO 8 LINE DECODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationSP1001 Series - 8pF 15kV Unidirectional TVS Array
Sris - 8pF kv Unidirctional TVS Array RoHS Pb GRN scription Znr diods fabricatd in a propritary silicon avalanch tchnology protct ach I/O pin to provid a high lvl of protction for lctronic quipmnt that
More informationObsolete Product(s) - Obsolete Product(s)
DUAL 4 CHANNEL MULTIPLEXER 3 STATE OUTPUT HIGH SPEED: t PD = 16ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationMM54HC148 MM74HC Line Priority Encoder
MM54HC148 MM74HC148 8-3 Line Priority Encoder General Description This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More informationDual P-Channel 12 V (D-S) MOSFET
Si965DH Dual P-Chal V (D-S) MOSFET PRODUCT SUMMARY V DS (V) R DS(o) (Ω) I D (A) Q g (Typ.) S - 0.535 at V GS = -.5 V -..7 C 0.390 at V GS = -.5 V -.3 a 0.70 at V GS = -.8 V -. SOT-363 SC-70 (6-LEADS) 6
More information