3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers
|
|
- Ethel Holland
- 5 years ago
- Views:
Transcription
1 19-0; ev 0; 1/9.-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers General escription The MX8, MX8, MX86, MX88, MX90, and MX91 are., low-power traceivers for S-8 and S- communication. Each part contai one driver and one receiver. The MX8 and MX88 feature slew-rate-limited drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, allowing error-free data tramission at data rates up to 0kbps. The partially slew-rate-limited MX86 tramits up to.mbps. The MX8, MX90, and MX91 tramit at up to 10Mbps. rivers are short-circuit current limited and are protected agait excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if both inputs are open circuit. The MX88, MX90, and MX91 feature fullduplex communication, while the MX8, MX8, and MX86 are designed for half-duplex communication. pplicatio Low-Power S-8/S- Traceivers Telecommunicatio Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks PT NUME GUNTEE T TE (Mbps) SUPPL OLTGE () HLF/FULL UPLEX Features Operate from a Single. Supply No Charge Pump! Interoperable with + Logic 8 Max Skew (MX8/MX90/MX91) Slew-ate Limited for Errorless ata Tramission (MX8/MX88) n Low-Current Shutdown Mode (MX8/MX8/MX86/MX91) -7 to +1 Common-Mode Input oltage ange llows up to Traceivers on the us Full-uplex and Half-uplex ersio vailable Industry Standard 7176 Pinout (MX8/MX8/MX86) Current-Limiting and Thermal Shutdown for river Overload Protection Ordering Information PT TEMP. NGE PIN-PCKGE MX8CP 8 Plastic IP MX8CS 8 SO MX8C/ ice* MX8EP -0 C to +8 C 8 Plastic IP MX8ES -0 C to +8 C 8 SO MX8CP 8 Plastic IP MX8CS 8 SO MX8C/ ice* MX8EP -0 C to +8 C 8 Plastic IP MX8ES -0 C to +8 C 8 SO Ordering Information continued at end of data sheet. * Contact factory for for dice specificatio. Selection Table SLEW-TE LIMITE IE/ ECEIE ENLE SHUTOWN CUENT (n) PIN COUNT MX8 0. Half es es 8 MX8 10 Half No es 8 MX86. Half es es 8.0 to.6 MX88 0. Full es No 8 MX90 10 Full No No 8 MX91 10 Full No es 1 MX8/MX8/MX86/MX88/MX90/MX91 Maxim Integrated Products 1 Call toll free for free samples or literature.
2 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 SOLUTE MXIMUM TINGS Supply oltage ( )...7 Control Input oltage (E, E) to 7 river Input oltage (I) to 7 river Output oltage (,,, ) to eceiver Input oltage (, ) to eceiver Output oltage (O) to ( + 0.) Continuous Power issipation (T = +70 C) 8-Pin Plastic IP (derate 9.09mW/ C above +70 C)...77mW 8-Pin SO (derate.88mw/ C above +70 C)...71mW Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. C ELECTICL CHCTEISTICS ( =. ±0., T = T MIN to T MX, unless otherwise noted. Typical values are at T = + C) PMETE ifferential river Output Change in Magnitude of river ifferential Output oltage for Complementary Output States (Note 1) river Common-Mode Output oltage Change in Magnitude of Common-Mode Output oltage (Note 1) Input High oltage Input Low oltage Logic Input Current Input Current (, ) Output Leakage (, ) Output Leakage (, ) in Shutdown Mode eceiver ifferential Threshold oltage eceiver Input Hysteresis eceiver Output High oltage eceiver Output Low oltage Three-State (High Impedance) Output Current at eceiver eceiver Input esistance O I O I O TH TH OH OL I O IN E =, = or.6 E =, E =, = or.6, MX91 E =, E =, = or.6, MX91 1-Pin Plastic IP (derate 10mW/ C above +70 C)...800mW 1-Pin SO (derate 8.mW/ C above +70 C)...667mW Operating Temperature anges MX C... MX E...-0 C to +8 C Storage Temperature ange...-6 C to +160 C Lead Temperature (soldering, 10sec) C SMOL CONITIONS MIN TP MX L = 100Ω (S-), Figure.0 O L = Ω (S-8), Figure 1. L = 60Ω (S-8), =., Figure 1. OC OC IH IL I IN1 I IN L = Ω or 100Ω, Figure L = Ω or 100Ω, Figure L = Ω or 100Ω, Figure E, I, E E, I, E E, I, E -7 CM 1 CM = =.6, -7 CM 1 IN = 1 IN = -7 = 1 = -7 = 1 = -7 I = -1.m, I = 00m, Figure 6 I =.m, I = 00m, Figure ± ±1 UNITS µ m µ µ m µ kω
3 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers C ELECTICL CHCTEISTICS (continued) ( =. ±0., T = T MIN to T MX, unless otherwise noted. Typical values are at T = + C) Supply Current PMETE Supply Current in Shutdown Mode river Short-Circuit Output Current eceiver Short-Circuit Output Current PMETE SMOL I CC No load, I = or I SHN E =, E =, I = or = -7-0 I OS = 1 0 I OS O CONITIONS SMOL E =, E = or E =, E = CONITIONS river ifferential Output elay t L = 60Ω, Figure 7 river ifferential Output Traition Time t T L = 60Ω, Figure 7 river Propagation elay, Low-to-High Level t PLH L = 7Ω, Figure 8 river Propagation elay, High-to-Low Level t PHL L = 7Ω, Figure 8 t PLH - t PHL river Propagation elay Skew (Note ) t PS L = 7Ω, Figure 8 IE PUT ENLE/ISLE TIMES (MX8/MX91 only) river Output Enable Time to Low Level t PL L = 110Ω, Figure 10 river Output Enable Time to High Level t PH L = 110Ω, Figure 9 river Output isable Time from High Level t PH L = 110Ω, Figure 9 river Output isable Time from Low Level t PL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to Low Level t PSL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to High Level t PSH L = 110Ω, Figure 9 MIN TP MX ±8 ±60 IE SWITCHING CHCTEISTICSMX8, MX90, and MX91 ( =., T = + C) IE SWITCHING CHCTEISTICSMX86 ( =., T = + C) PMETE SMOL CONITIONS river ifferential Output elay t L = 60Ω, Figure 7 river ifferential Output Traition Time t T L = 60Ω, Figure 7 river Propagation elay, Low-to-High Level t PLH L = 7Ω, Figure 8 river Propagation elay, High-to-Low Level t PHL L = 7Ω, Figure 8 t PLH - t PHL river Propagation elay Skew (Note ) t PS L = 7Ω, Figure 8 river Output Enable Time to Low Level t PL L = 110Ω, Figure 10 river Output Enable Time to High Level t PH L = 110Ω, Figure 9 river Output isable Time from High Level t PH L = 110Ω, Figure 9 river Output isable Time from Low Level t PL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to Low Level t PSL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to High Level t PSH L = 110Ω, Figure 9 MIN TP MX MIN TP MX UNITS m µ m m UNITS UNITS MX8/MX8/MX86/MX88/MX90/MX91
4 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 IE SWITCHING CHCTEISTICSMX8 and MX88 ( =., T = + C) PMETE SMOL CONITIONS river ifferential Output elay t L = 60Ω, Figure 7 river ifferential Output Traition Time t T L = 60Ω, Figure 7 river Propagation elay, Low-to-High Level t PLH L = 7Ω, Figure 8 river Propagation elay, High-to-Low Level t PHL L = 7Ω, Figure 8 t PLH - t PHL river Propagation elay Skew (Note ) t PS L = 7Ω, Figure 8 IE PUT ENLE/ISLE TIMES (MX8 only) river Output Enable Time to Low Level t PL L = 110Ω, Figure 10 river Output Enable Time to High Level t PH L = 110Ω, Figure 9 river Output isable Time from High Level t PH L = 110Ω, Figure 9 river Output isable Time from Low Level t PL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to Low Level t PSL L = 110Ω, Figure 10 river Output Enable Time from Shutdown to High Level t PSH L = 110Ω, Figure 9 ECEIE SWITCHING CHCTEISTICS ( =., T = + C) PMETE Time to Shutdown eceiver Propagation elay, Low-to-High Level eceiver Propagation elay, High-to-Low Level t PLH - t PHL eceiver Propagation elay Skew eceiver Output Enable Time to Low Level eceiver Output Enable Time to High Level eceiver Output isable Time from High Level eceiver Output isable Time from Low Level eceiver Output Enable Time from Shutdown to Low Level eceiver Output Enable Time from Shutdown to High Level SMOL t SHN t PLH t PHL t PS t PL t PH t PH t PL t PSL t PSH CONITIONS MX8/MX8/MX86/MX91 only (Note ) I = to., C L = 1pF, Figure 11 MX8/MX88 I = to., C L = 1pF, Figure 11 MX8/MX88 I = to., C L = 1pF, Figure 11 MX8/MX88 C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only C L = 1pF, Figure 1, MX8/MX8/MX86/MX91 only MIN TP MX MIN TP MX UNITS µs µs UNITS Note 1: O and OC are the changes in O and OC, respectively, when the I input changes state. Note : Measured on t PLH () - t PHL () and t PLH () - t PHL (). Note : The traceivers are put into shutdown by bringing E high and E low. If the inputs are in this state for less than 80, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 00, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode section.
5 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers Typical Operating Characteristics ( =., T = + C, unless otherwise noted.) PUT CUENT (m) PUT LOW OLTGE () PUT CUENT vs. ECEIE PUT LOW OLTGE PUT LOW OLTGE () ECEIE PUT LOW OLTGE vs. TEMPETUE TEMPETUE ( C) PUT CUENT (m) I O =.m MX8-01 MX8-0 PUT CUENT (m) PUT CUENT (m) PUT CUENT vs. IE PUT LOW OLTGE PUT LOW OLTGE () PUT CUENT vs. ECEIE PUT HIGH OLTGE PUT HIGH OLTGE () MX8-07 IE PUT CUENT vs. IFFEENTIL PUT OLTGE IFFEENTIL PUT OLTGE () PUT CUENT (m) MX8-0 MX8-0 PUT HIGH OLTGE () IFFEENTIL PUT OLTGE () PUT HIGH OLTGE () ECEIE PUT HIGH OLTGE vs. TEMPETUE I O = 1.m TEMPETUE ( C) IE IFFEENTIL PUT OLTGE vs.tempetue = Ω TEMPETUE ( C) PUT CUENT vs. IE PUT HIGH OLTGE MX8-08 MX8-06 MX8-0 MX8/MX8/MX86/MX88/MX90/MX91
6 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 Typical Operating Characteristics (continued) SUPPL CUENT (m) SUPPL CUENT vs. TEMPETUE E = 0, E = 0 X = ON T CE E =, E = X TEMPETUE ( C) MX8-09 SHUTOWN CUENT (n) SHUTOWN CUENT vs. TEMPETUE TEMPETUE ( C) Pin escription MX8/ MX8/ MX PIN MX88/ MX MX91 NME O E E I 6, 7 GN Ground eceiver Output. If > by 00m, O will be high; if < by 00m, O will be low. eceiver Output Enable. O is enabled when E is low; O is high impedance when E is high. If E is high and E is low, the device will enter a low-power shutdown mode. river Output Enable. The driver outputs are enabled by bringing E high. They are high impedance when E is low. If E is high and E is low, the device will enter a low-power shutdown mode. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if E is low. river Input. low on I forces output low and output high. Similarly, a high on I forces output high and output low. 9 Noninverting river Output 10 Inverting river Output Noninverting eceiver Input and Noninverting river Output 1 Noninverting eceiver Input Inverting eceiver Input and Inverting river Output 11 Inverting eceiver Input 1, 1 Positive Supply:..6 FUNCTION 1, 8 N.C. No Connectnot internally connected MX8-10 6
7 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers TOP IEW TOP IEW O E E I O I GN 1 1 IP/SO IP/SO GN O E E I t 6 GN MX8 MX8 MX86 NOTE: PIN LELS N ON TIMING, TEST, N WEFOM IGMS EFE TO PINS N WHEN E IS HIGH. Figure 1. MX8/MX8/MX86 Pin Configuration and Typical Operating Circuit TOP IEW IP/SO I O 1 GN E E 6 1, 1 GN 8 t 7 Figure. MX88/MX90 Pin Configuration and Typical Operating Circuit N.C. O E E I GN GN N.C. Figure. MX91 Pin Configuration and Typical Operating Circuit I O N.C. 1, 8 6, t MX88 MX90 MX91 t t t GN E E E GN E I O O I O I MX8/MX8/MX86/MX88/MX90/MX91 7
8 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 Figure. river O and OC I OL O Figure 6. eceiver OH and OL GENETO (NOTE ) 0Ω I OL (+) L L OH OC L = 60Ω IOH (-) C L = 1pF (NOTE ) Figure 7. river ifferential Output elay and Traition Times C L C L IN t T t O 0% 10% 90% 7Ω O L -7 to +1 CM = 90% 7Ω Figure. river O with arying Common-Mode oltage t O 0% 10% t T. -. 8
9 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers GENETO (NOTE ) 0Ω OM = Figure 8. river Propagation Times O GENETO (NOTE ) 0Ω S1 C L = 0pF (NOTE ) S1 OH + OL OM = OH + OL OM L = 7Ω C L = 1pF (NOTE ) L = 110Ω Figure 9. river Enable and isable Times (t PH, t PSH, t PH ) O GENETO (NOTE ) 0Ω C L = 0pF (NOTE ) L = 110Ω Figure 10. river Enable and isable Times (t PL, t PSL, t PL ) S1 IN t PLH t PHL IN t PH IN t PSL OM OM OM OM t PHL t PLH t PH t PL OM OM OH OL OH OL OH OL MX8/MX8/MX86/MX88/MX90/MX91 9
10 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 GENETO (NOTE ) 0Ω I Figure 11. eceiver Propagation elay - GENETO (NOTE ) IN IN 0. t PH t PSH t PH Figure 1. eceiver Enable and isable Times S I OM = 0Ω OH OH C L = 1pF (NOTE ) S1 OPEN S CLOSE S = S1 OPEN S CLOSE S = C L (NOTE ) 1k IN t PLH S1 S OM IN IN t PL 0. t PL t PSL OM t PHL OL OL. S1 CLOSE S OPEN S = - S1 CLOSE S OPEN S = - Note : The input pulse is supplied by a generator with the following characteristics: P = 0kHz, 0% duty cycle, t r 6.0, O = 0Ω. Note : C L includes probe and stray capacitance. 10
11 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers Function Tables evices with eceiver/river Enable (MX8/MX8/MX86/MX91) Table 1. Tramitting INPUTS PUTS E E I * * MOE X Normal X Normal 0 0 X High- High- Normal 1 0 X High- High- Shutdown * and outputs are and, respectively, for full-duplex part (MX91). X = on t care; High- = High impedance Table. eceiving INPUTS PUTS MOE E E, O 0 0* Normal 0 0* Normal 0 0* Inputs Open 1 Normal 1 0 X High- Shutdown * E is a don t care (x) for the full-duplex part (MX91). X = on t care; High- = High impedance evices without eceiver/river Enable (MX88/MX90) Table. Tramitting INPUT PUTS I d/div 0Hz 00kHz/div Table. eceiving INPUTS PUT, O Inputs Open 1 MHz Figure 1. river Output Waveform and FFT Plot of MX8/ MX90/MX91 Tramitting a 1kHz Signal pplicatio Information The MX8/MX8/MX86/MX88/MX90/ MX91 are low-power traceivers for S-8 and S- communicatio. The MX8 and MX88 can tramit and receive at data rates up to 0kbps, the MX86 at up to.mbps, and the MX8/ MX90/MX91 at up to 10Mbps. The MX88/ MX90/MX91 are full-duplex traceivers, while the MX8/MX8/MX86 are half-duplex. river Enable (E) and eceiver Enable (E) pi are included on the MX8/MX8/MX86/ MX91. When disabled, the driver and receiver outputs are high impedance. educed EMI and eflectio (MX8/MX86/MX88) The MX8/MX88 are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure 1 shows both the driver output waveform of a MX8/MX90/MX91 tramitting a 1kHz signal and the Fourier analysis of that waveform. High-frequency harmonics with large amplitudes are evident. Figure 1 shows the same information, but for the slew-rate-limited MX8/MX88 tramitting the same signal. The high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced. Low-Power Shutdown Mode (MX8/MX8/MX86/MX91) low-power shutdown mode is initiated by bringing both E high and E low. The devices will not shut down unless both the driver and receiver are disabled (high impedance). In shutdown, the devices typically draw only n of supply current. For these devices, the t PSH and t PSL enable times assume the part was in the low-power shutdown mode; the t PH and t PL enable times assume the receiver or driver was disabled, but the part was not shut down. 10d/div 0Hz 00kHz/div MHz Figure 1. river Output Waveform and FFT Plot of MX8/ MX88 Tramitting a 1kHz Signal MX8/MX8/MX86/MX88/MX90/MX91 11
12 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 I /div 1/div 1/div 0/div Figure 1. MX8/MX90/MX91 river Propagation elay I /div 1/div 1/div 1µs/div Figure 17. MX8/MX88 river Propagation elay I /div - /div O /div µs/div Figure 19. MX8/MX88 System ifferential oltage at 1kHz riving 000 ft of Cable 1/div 1/div O /div 1/div 1/div O /div I /div - /div O /div 0/div Figure 16. MX8/MX90/MX91 eceiver Propagation elay riven by External S-8 evice 1µs/div Figure 18. MX8/MX88 eceiver Propagation elay µs/div Figure 0. MX8/MX90/MX91 System ifferential oltage at 1kHz riving 000 ft of Cable 1
13 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers I E O E MX8 MX8 MX86 10Ω I E O E I E Figure 1. MX8/MX8/MX86 Typical S-8 Network river Output Protection Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. foldback current limit on the output stage provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature rises excessively. Propagation elay Figures 1 18 show the typical propagation delays. Skew time is simply the difference between the low-to-high and high-to-low propagation delay. Small driver/receiver skew times help maintain a symmetrical mark-space ratio (0% duty cycle). The receiver skew time, t PLH - t PHL, is under 10 (0 for the MX8/MX88). The driver skew times are 8 for the MX8/MX90/MX91, 11 for the MX86, and typically under 100 for the MX8/MX88. 10Ω O E Line Length vs. ata ate The S-8/S- standard covers line lengths up to 000 feet. For line lengths greater than 000 feet, see Figure. Figures 19 and 0 show the system differential voltage for parts driving 000 feet of 6WG twisted-pair wire at 1kHz into 10Ω loads. Typical pplicatio The MX8, MX8, MX86, MX88, MX90, and MX91 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. Figures 1 and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 000 feet, as shown in Figure. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX8/MX88 and the partially slew-rate-limited MX86 are more tolerant of imperfect termination. E I O E MX8/MX8/MX86/MX88/MX90/MX91 1
14 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 O E E I 10Ω 10Ω NOTE: E N E ON MX91 ONL. I E E O Figure. MX88/MX90/MX91 Full-uplex S-8 Network O E E I NOTE: E N E ON MX91 ONL. 10Ω 10Ω MX88 MX90 MX91 T IN T Figure. Line epeater for MX88/MX90/MX91 I E E O 10Ω 10Ω MX88 MX90 MX91 I E E O 1
15 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers _Ordering Information (continued) PT TEMP. NGE PIN-PCKGE MX86CP MX86CS MX86C/ 8 Plastic IP 8 SO ice* MX86EP -0 C to +8 C 8 Plastic IP MX86ES -0 C to +8 C 8 SO MX88CP 8 Plastic IP MX88CS MX88C/ 8 SO ice* MX88EP -0 C to +8 C 8 Plastic IP MX88ES -0 C to +8 C 8 SO MX90CP 8 Plastic IP MX90CS MX90C/ 8 SO ice* MX90EP -0 C to +8 C 8 Plastic IP MX90ES -0 C to +8 C 8 SO MX91CP 1 Plastic IP MX91CS MX91C/ 1 SO ice* MX91EP -0 C to +8 C 1 Plastic IP MX91ES -0 C to +8 C 1 SO * Contact factory for for dice specificatio. Chip Topography O E E I GN 0.086" (.18mm) GN TNSISTO COUNT: 810 SUSTTE CONNECTE TO GOUN / 0.16" (.71mm) / MX8/MX8/MX86/MX88/MX90/MX91 1
16 .-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers MX8/MX8/MX86/MX88/MX90/MX91 Package Information L 1 e 1 1 E e H 0.101mm 0.00in. 1 SO SMLL LINE PCKGE (0.10 in.) C Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. 16 Maxim Integrated Products, 10 San Gabriel rive, Sunnyvale, C 9086 (08) L E E1 0-1 C e e 0-8 Plastic IP PLSTIC UL-IN-LINE PCKGE (0.00 in.) IM 1 C E e H L IM IM 1 1 C 1 E E1 e e e L IM MIN PINS MIN PINS INCHES 0.00 MX INCHES MIN INCHES MIN MX MX INCHES MX MILLIMETES MIN MX MILLIMETES MIN MX MILLIMETES MIN MX MILLIMETES MIN MX Maxim Integrated Products Printed US is a registered trademark of Maxim Integrated Products.
3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers
ILLE MX/MX/MX6/ MX/MX90/MX91.-Powered, 10Mbps and Slew-ate-Limited True S-/S- Traceivers General escription The MX, MX, MX6, MX, MX90, and MX91 are., low-power traceivers for S- and S- communication. Each
More informationSelection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE
9-; ev 9; 9/9 General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488,
More informationFail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers
19-11; ev 1; 1/97 General escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver
More informationMAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description
General escription The MX14784E/MX14786E/ full-duplex S-485 transceivers are designed for robust communication in harsh industrial environments. ll devices feature ±35kV ES protection on the S-485 pins
More informationMaxim Integrated Products 1
19-742; Rev ; 1/7 μ ± ± μ ± μ PRT PIN- PCKGE SLEW-RTE LIMITE PKG COE MX13485EEL+T 8 μfn Yes L822-1 MX13485EES+ 8 SO Yes S8-2 MX13486EEL+T 8 μfn No L822-1 MX13486EES+ 8 SO No S8-2 TOP VIEW GN 8 7 6 5 +
More informationDual High-Speed 1.5A MOSFET Drivers
19-132; Rev 2; 6/6 Dual High-Speed 1.A MOSFET Drivers General Description The are dual monolithic MOSFET drivers designed to tralate TTL/CMOS inputs to high voltage/current outputs. The MAX4426 is a dual
More informationMAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C
19-; Rev 2; 12/96 µ µ µ µ PART TEMP. RANGE PIN-PACKAGE CPA CSA EPA C to +7 C C to +7 C -4 C to +8 C 8 Plastic DIP 8 SO 8 Plastic DIP ESA -4 C to +8 C 8 SO CPA C to +7 C 8 Plastic DIP CSA C to +7 C 8 SO
More informationTOP VIEW V L GND I/O V L GND
19-1847; Rev 3; 5/9 1µA, 2Mbps, Low-Voltage Level Tralators in SC7 and µdfn General Description The MAX337/ logic-level tralators are ideal for applicatio interfacing low-voltage devices to other logic
More informationPrecision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers
9-027; Rev 2; 8/02 Precision, 8-Channel/Dual 4-Channel, General Description The / precision, monolithic, CMOS analog multiplexers (muxes) offer low on-resistance (less than 0Ω), which is matched to within
More informationILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers
Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers General Description The ILX485 is low-power transceivers for RS-485 and RS- 422 communication. I contains one driver and one receiver. The driver
More informationMonolithic CMOS Analog Multiplexers
19-008; Rev 3; 9/01 Monolithic CMOS Analog Multiplexers General escription Maxim s and are monolithic CMOS analog multiplexers (muxes): the is a single 8-channel (1-of-8) mux, and the is a differential
More informationLow-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs
9-396; Rev. ; 5/95 Low-Voltage, 8-Channel/Dual 4-Channel General Description The are low-voltage, CMOS, -of-8 and dual 4-channel muxes with latchable digital inputs. They feature low-voltage operation
More informationMAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487
ILLE 9-; ev 9; 9/9 MX/MX/MX/ MX MX9/MX S-/S- MX MX MX MX MX9 MX S- S- MX MX MX MX9 EMI kbps MX MX MX9 MX9 MX.Mbps μ μ MX MX MX.μ MX MX MX/MX MX MX9 MX MX MX MX MX S- S- EMI MX: ± / +. S- MXE MXE: ±k ES
More informationMAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1
9-79; Rev ; /3 Fast, Low-Voltage, Dual 4 SPDT General Description The are fast, dual 4 singlepole/double-throw (SPDT) analog switches that operate with supply voltages from +.8V to +.V. High switching
More informationRegulated 3.3V Charge Pump MAX679
19-1217; Rev ; 4/97 Regulated 3.3 Charge Pump General Description The step-up, regulated charge pump generates a 3.3 ±4% output voltage from a 1.8 to 3.6 input voltage (two alkaline, NiCd, or NiMH; or
More information1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References
19-123; Rev 1; 1/1 1ppm/ C, Low-Noise, +2.5V/+4.96V/+5V General Description The // are low-noise, precision voltage references with extremely low,.5ppm/ C typical temperature coefficients and excellent,
More informationOctal 3-State Noninverting Transparent Latch
SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;
More informationIN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register
TECHNICAL DATA IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register High-Performance Silicon-Gate CMOS The IN74HC164 is identical in pinout to the LS/ALS164. The device inputs are compatible with
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More informationM74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER
BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER HIGH SPEED: t PD = 14 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More information74ALVCH bit universal bus transceiver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive
More informationDual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00
TECHNICAL DATA IW027B Dual JK Flip-Flop The IW027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and traferred
More information12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS
TECHNICAL DATA IW4040B 2-Stage Binary Ripple Counter High-oltage Silicon-Gate CMOS The IW4040B is ripple-carry binary counter. All counter stages are masterslave flip-flops. The state of a counter advances
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More informationCOM COM GND MAX4644 OFF OFF
9-7; Rev ; / High-Speed, Low-Voltage, 4, General Description The is a single-pole/double-throw (SPDT) switch that operates from a single supply ranging from +.V to +.V. It provides low 4 on-resistance
More information35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package
19-1994; Rev 3; 2/3 35, Low-Voltage, SPST/SPDT General Description The low on-resistance (R ON ), low-voltage analog switches operate from a single +2.V to +5.5V supply. The / are single-pole/single-throw
More informationCompact, Dual-Output Charge Pump
9-7; Rev ; 7/97 Compact, Dual-Output Charge Pump General Description The is a CMOS charge-pump DC-DC converter in an ultra-small µmax package. It produces positive and negative outputs from a single positive
More informationPrecision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers
9-27; Rev 3; 3/ Precision, 6-Channel/Dual 8-Channel, General Description The MA36/MA37 precision, monolithic, CMOS analog multiplexers (muxes) offer low on-resistance (less than Ω), which is matched to
More informationMM74C73 Dual J-K Flip-Flops with Clear and Preset
MM74C73 Dual J-K Flip-Flops with Clear and Preset General Description The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits cotructed with N- and P-channel enhancement
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high
More informationCONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC
9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE 2-LINE TO 1-LINE DATA SELECTOR OR MULTIPLEXER DESCRIPTION The U74LC2G157 is a single 2-line to 1-line data selector or multiplexer which is featured a common strobe
More informationPresettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard
More informationMM74C93 4-Bit Binary Counter
MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More informationLOW HIGH OFF ON. Maxim Integrated Products 1
9-79; Rev ; /07 Low-Voltage, Quad, SPST General Description The MAX0/MAX/MAX are quad, low-voltage, single-pole/single-throw (SPST) analog switches. On-resistance (00Ω, max) is matched between switches
More information74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX841 Low oltage 10-Bit Traparent Latch with 5 Tolerant Inputs and Outputs General Description The LCX841 coists of ten latches with 3-STATE outputs for bus organized system applicatio. The device is
More information9A HIGH-SPEED MOSFET DRIVERS
9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS FEATURES Tough CMOS Construction High Peak Output Current.................. 9A High Continuous Output Current........ 2A Max Fast Rise and Fall
More informationHigh Speed MOSFET Drivers
High Speed MOSFET Drivers AS / AS9 FEATURES Latch Up Protected......................... >.A Logic Input Swing..................... Negative ESD........................................ k Matched Rise and
More informationSGM7SZ32 Small Logic Two-Input OR Gate
Preliminary Datasheet GENERL DESCRIPTION The is a single two-input OR gate from SGMICRO's Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More information2Ω, Quad, SPST, CMOS Analog Switches
9-73; Rev ; 4/ 2Ω, Quad, SPST, CMOS Analog Switches General Description The // quad analog switches feature.6ω max on-resistance (R ) when operating from a dual ±5V supply. R is matched between channels
More informationDATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers
TSHEET ISL88E/8E/8E/8E/8E/86E/88E ±kv ES, V, Full Fail-Safe, /8 Unit Load, S-8/S- Transceivers FN68 ev. February, 6 The ISL88xE are icmos, ES protected, V powered, single transceivers that meet both the
More information4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay
19-1122; Rev 3; 12/05 4-Pin µp oltage Monitors with Pin-Selectable General Description The microprocessor (µp) supervisory circuits monitor power supplies in µp and digital systems. They provide excellent
More informationCD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed
More informationMC14060B. 14 Bit Binary Counter and Oscillator
4Bit Binary Counter and Oscillator The MC4060B is a 4stage binary ripple counter with an onchip oscillator buffer. The oscillator configuration allows design of either RC or crystal oscillator circuits.
More informationMC74LCX Low-Voltage CMOS 16-Bit Transparent Latch. With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)
Low-oltage CMOS 16-Bit Traparent Latch With 5 -Tolerant Inputs and Outputs (3-State, Non-Inverting) The MC74LCX16373 is a high performance, non-inverting 16-bit traparent latch operating from a 2.3 to
More informationLow-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References
19-1613; Rev 3; 3/2 Low-Cost, Micropower, Low-Dropout, General Description The are low-cost, low-dropout (LDO), micropower voltage references. These three-terminal references are available with output
More informationLow-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages
19-2040; Rev 1; 6/01 Low-Voltage Analog Temperature Sensors General Description The precision, low-voltage, analog output temperature sensors are available in 5-pin SC70 and SOT23 packages. The devices
More information74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs
November 1992 Revised April 2005 74HC245 Octal Bidirectional Traceiver with 3-STATE Outputs General Description The HC245 is an advanced high speed CMOS octal bus traceiver fabricated with silicon gate
More informationMAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP
9-47; Rev ; 4/99 µ µ PART EEE MAX22EEE TOP IEW TEMP. RANGE -4 C to + C -4 C to + C PIN-PACKAGE 6 PQSOP 6 PQSOP /MAX22 6 2 SHDN (D) CTRL (D) 4 6 7 MAX22 4 2 RAMP+ (N.C.) RAMP- (N.C.) 9 N.C. PQSOP GROUND
More informationDual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More information5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED
19-2227; Rev 1; 12/01 +2.7V SPI TM QSPI TM MICROWIRE TM 7 2.7V MAX6950 5 7 40 MAX6951 8 7 64 16 (0-9 A-F) RAM 16 7 EMI ( 1 8 ) 26MHz SPI/QSPI/MICROWIRE +2.7V 16 / EMI 75µA ( ) 16 QSOP PART TEMP. RANGE
More informationSGM7SZ08 Small Logic Two-Input AND Gate
GENERL DESCRIPTION The is a single two-input ND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive while maintaining
More informationPART. Maxim Integrated Products 1
9-79; Rev ; 9/ SC7 Inverting Charge Pumps General Description The / monolithic, CMOS chargepump voltage inverters in the ultra-small SC7 package feature a low Ω output resistance, permitting loads up to
More information74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop with Set and Reset High Performance Silicon Gate CMOS The 4HC4 is identical in pinout to the LS4. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
More informationExcellent Integrated System Limited
Excellent Integrated System Limited Stocking Distributor Click to view price, real time Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor CD4050BCN For any questio, you can email us
More information74VHC393 Dual 4-Bit Binary Counter
Dual 4-Bit Binary Counter General Description March 1993 Revised March 1999 The HC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology. It achieves the high
More informationMM74C221 Dual Monostable Multivibrator
MM74C221 Dual Monostable Multivibrator General Description The MM74C221 dual monostable multivibrator is a monolithic complementary MOS integrated circuit. Each multivibrator features a negative-traition-triggered
More informationMAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers
General Description The / are single : and dual : CMOS analog multiplexers/demultiplexers (muxes/ demuxes). Each mux operates from a single +.V to +V supply or dual ±.V supplies. These devices feature.ω
More informationNTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register
NTE4194B Integrated Circuit CMOS, 4Bit Bidirectional Universal Shift Register Description: The NTE4194B is a universal shift register in a 16Lead DIP type package featuring parallel inputs, parallel outputs
More informationLow Voltage 2-1 Mux, Level Translator ADG3232
Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection
More informationDM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver
Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board deity of 3-STATE buffers/ drivers employed as memory-address
More informationM74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)
3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 16ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationMM74C175 Quad D-Type Flip-Flop
Quad D-Type Flip-Flop General Description The MM74C175 coists of four positive-edge triggered D- type flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from
More informationImproved, SPST/SPDT Analog Switches
9-0; Rev 2; 2/96 Improved, PT/PT nalog witches General escription Maxim s redesigned G7/G/G9 precision, CMO, monolithic analog switches now feature guaranteed on-resistance matching (3Ω max) between switches
More information74F Bit D-Type Flip-Flop
74F821 10-Bit D-Type Flip-Flop General Description The 74F821 is a 10-bit D-type flip-flop with 3-STATE true outputs arranged in a broadside pinout. Ordering Code: Features 3-STATE Outputs Devices also
More informationDS34C87T CMOS Quad TRI-STATE Differential Line Driver
DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all
More information74F652 Transceivers/Registers
74F652 Traceivers/Registers General Description These devices coist of bus traceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed tramission of data directly from the
More informationObsolete Product(s) - Obsolete Product(s)
DUAL 4 CHANNEL MULTIPLEXER 3 STATE OUTPUT HIGH SPEED: t PD = 16ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationPHILIPS 74ALVT16245 transceiver datasheet
PHILIPS traceiver datasheet http://www.manuallib.com/philips/74alvt16245-traceiver-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility
More informationNTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters
NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4Bit Counters Description: The NTE40160B (Decade w/asynchronous Clear), NTE40161B (Binary w/asynchronous Clear),
More informationDual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C153A Dual 4-Input Data Selector/Multiplexer igh-performance Silicon-ate CMOS The IN74C153A is identical in pinout to the LS/ALS153. The device inputs are compatible with standard CMOS
More informationOctal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C244A Octal 3-State Noninverting Buffer/Line Driver/Line Receiver igh-performance Silicon-ate CMOS The IN74C244A is identical in pinout to the LS/ALS244. The device inputs are compatible
More informationHex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C365A ex 3-State Noninverting Buffer with Common Enables igh-performance Silicon-ate CMOS The IN74C365A is identical in pinout to the LS/ALS365. The device inputs are compatible with
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationPresettable Counters High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC1A Presettable Counters High-Performance Silicon-Gate CMOS The IN74HC1A is identical in pinout to the LS/ALS1. The device inputs are compatible with standard CMOS outputs; with pullup
More information8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers
9-272; Rev 3; / 8-Channel/Dual -Channel, The / are monolithic, CMOS analog multiplexers (muxes). The 8-channel is designed to connect one of eight inputs to a common output by control of a 3-bit binary
More information74VHC373 Octal D-Type Latch with 3-STATE Outputs
74HC373 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: February 1993 Revised April 1999 The HC373 is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated
More informationPrecision, Low-Power, Low-Dropout, SOT23-3 Voltage References
19-777; Rev 3; /01 General Description The /MAX6021/MAX6025/MAX6030/MAX601/ MAX605/ precision, low-dropout, micropower voltage references are available in miniature SOT23-3 surface-mount packages. They
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More information74VHC573 Octal D-Type Latch with 3-STATE Outputs
74HC573 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: March 1993 Revised April 1999 The HC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More informationHCF4543B BCD-TO-7-SEGMENT LATCH/DECODER/LCD DRIVER
BCD-TO-7-SEGMENT LATCH/DECODER/LCD DRIVER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE INSTRUMENT DISPLAY DRIVER DASHBOARD DISPLAY DRIVER COMPUTER/CALCULATOR DISPLAY DRIVER
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More information74F269 8-Bit Bidirectional Binary Counter
74F269 8-Bit Bidirectional Binary Counter General Description The 74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy
More informationUNISONIC TECHNOLOGIES CO., LTD U74LVC1G125
UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output
More informationSC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference
19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down
More information74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer
Low Voltage 1-of-8 Decoder/Demultiplexer General Description The LVQ138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding.
More informationwith Manual Reset and Watchdog Timer
General Description The MAX6821 MAX6825 are low-voltage microprocessor (µp) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package.
More informationTOP VIEW. Maxim Integrated Products 1
9-2266; Rev 2; 6/3 3ppm/ C, Low-Power, Low-Dropout General Description The high-precision, low-power, low-dropout voltage reference features a low 3ppm/ C (max) temperature coefficient and a low dropout
More information8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C251A 8-Input Data Selector/Multiplexer with 3-State Outputs igh-performance Silicon-ate CMOS The IN74C251A is identical in pinout to the LS/ALS251. The device inputs are compatible with
More informationMC74LCX Low-Voltage CMOS 16-Bit Transparent Latch. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)
Low-oltage CMOS 6-Bit Traparent Latch With 5 Tolerant Inputs and Outputs (3 State, Non Inverting) The MC74LCX6373 is a high performance, non inverting 6 bit traparent latch operating from a 2.3 to 3.6
More information74F393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS 1988 Nov 01 IC15 Data Handbook FEATURES Two 4-bit binary counters Two Master Resets to clear each 4-bit counter individually PIN CONFIGURATION CPa 1 MRa 2 14 13 V CC CPb DESCRIPTION
More informationPin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1
9-; Rev ; / Low-Voltage, Single-Supply General Description The are precision, dual analog switches designed to operate from a single +.7V to +V supply. Low power consumption (µw) makes these parts ideal
More informationHigh-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035
19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
More informationM74HCT688TTR 8 BIT EQUALITY COMPARATOR
8 BIT EQUALITY COMPARATOR HIGH SPEED: t PD = 21ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationFour-Channel Thermistor Temperature-to-Pulse- Width Converter
19-234; Rev ; 1/2 General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and converts them to a series of output pulses
More information