MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description

Size: px
Start display at page:

Download "MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description"

Transcription

1 General escription The MX14784E/MX14786E/ full-duplex S-485 transceivers are designed for robust communication in harsh industrial environments. ll devices feature ±35kV ES protection on the S-485 pins and operate from a 3V to 5.5V supply with a 4m no-load supply current (max). The MX14784E/MX14787E are optimized for communication over very long cables or short unterminated cables. The MX14784E/MX14786E are available in a 14-pin SO package and operate over the -4 C to +15 C temperature range. The MX14786E is also available in a 14-pin TSSOP package. The are optimized for spaceconstrained applications and are available in an 8-pin SO package, operating over the -4 C to +15 C temperature range. pplications Motion Controllers Encoder Interfaces HVC Control Systems Utility Meters enefits and Features Flexibility Use in Full-uplex or Half-uplex pplications Wide 3.V to 5.5V Supply Voltage ange vailable with 5kbps and 5Mbps Speed Options vailable in 8-Pin and 14-Pin SO and TSSOP Packages Optimized for Performance in Harsh Industrial Environments ±35kV ES (HM) Protection on S-485 I/O Ports Extended Operating Temperature ange Slew-ate Limited Outputs (MX14784E/ MX14787E) Integrated eceiver eglitch Filter Increases Noise Immunity (MX14784E/MX14787E/) Short-Circuit Protected Outputs True Fail-Safe eceiver Thermal Shutdown 1/4-Unit Load llows up to 18 Transceivers on the us Ordering Information appears at end of data sheet. Functional iagram SHUTOWN MX14784E MX14786E MX14787E MX14789E ; ev ; 1/15

2 bsolute Maximum atings (ll voltages referenced to GN.)...-.3V to +6.V, V to ( +.3)V,...-.3V to +6.V,,,...-8.V to +13.V Short-Circuit uration...continuous Continuous Power issipation (T = +7 C) 8 SO (derate 7.6mW/ C above +7 C)...66mW 14 SO (derate 11.9mW/ C above +7 C)...95mW TSSOP (derate 1mW/ C above +7 C)...796mW Operating Temperature ange 8 SO C to +15 C 14 SO C to +15 C TSSOP C to +15 C Junction Temperature C Storage Temperature ange C to +15 C Lead Temperature (soldering, 1s)...+3 C Soldering Temperature (reflow)...+6 C Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Package Thermal Characteristics (Note 1) Junction-to-Case Thermal esistance (θ JC ) 8 SO...38 C/W 14 SO...34 C/W TSSOP...3 C/W Electrical Characteristics Junction-to-mbient Thermal esistance (θ J ) 8 SO...13 C/W 14 SO...84 C/W TSSOP...3 C/W Note 1: Package thermal resistances were obtained using the method described in JEC specification JES51-7, using a four-layer board. For detailed information on package thermal considerations, refer to ( = 3.V to 5.5V, T = T MIN to T MX, unless otherwise noted. Typical values are at = 5V, and T = +5 C.) (Notes, 3) PMETE SMOL CONTIONS MIN TP MX UNITS POWE SUPPL Supply Voltage V Supply Current I CC = high, = low, no load m Shutdown Supply Current I SHN = low, = high 5 1 μ IVE ifferential river Output V O L = 1Ω, = 3.V, Figure 1. L = 54Ω, = 4.5V, Figure 1.1 Change in Magnitude of ifferential river Output Voltage L = 54Ω, = 3.V, Figure ΔV O L = 1Ω or 54Ω, Figure 1 (Note 4). V V river Common-Mode Output Voltage Change in Magnitude of river Common-Mode Output Voltage Single-Ended river Output Voltage High Single-Ended river Output Votlage Low ifferential river Output Capacitance V OC L = 1Ω or 54Ω, Figure 1 (Note 4) / 3 V ΔV OC L = 1Ω or 54Ω, Figure 1 (Note 4). V V OH and outputs, I, = -m. V V OL and outputs, I, = +m.8 V C O = = high, f = 4MHz 1 pf Maxim Integrated

3 Electrical Characteristics (continued) ( = 3.V to 5.5V, T = T MIN to T MX, unless otherwise noted. Typical values are at = 5V, and T = +5 C.) (Notes, 3) PMETE SMOL CONTIONS MIN TP MX UNITS Peak river Short-Circuit Output Current CEIVE Input Current ( and ) I, = V or = low, 3.6V V V OUT +1V, output low I OS -7V V OUT, output high -5-4 ifferential Input Capacitance C, Measured between and, = low, f = MHz V IN = +1V +5 V IN = -7V - m μ 1 pf eceiver ifferential Threshold Voltage V TH -7V V OUT +1V mv eceiver Input Hysteresis ΔV TH V CM = V mv eceiver Input esistance IN -7V V CM +1V 48 kω LOGIC INTEFCE (,,, ) Input High Voltage V IH,,. V Input Low Voltage V IL,,.8 V Input Current I IN - + μ Pulldown and Pullup Input esistance IN 1 MΩ eceiver Output High Voltage V OH = low, I OUT = -1m, (V - V ) > mv eceiver Output Low Voltage V OL = low, I OUT = +1m, (V - V ) < -mv V.4 V eceiver Output Three-State Current eceiver Output Short-Circuit Current I O = high, V V μ I OS = low, V V m PTECTION Thermal Shutdown Threshold T SHN Temperature rising +16 C Thermal Shutdown Hysteresis ΔT SHN 1 C ES Protection (,, and Pins) IEC ir Gap ischarge to GN IEC Contact ischarge to GN ±18 Human ody Model ±35 ES Protection (ll Other Pins) Human ody Model ± kv ±8 kv Maxim Integrated 3

4 Switching Characteristics (MX14784E/MX14787E) ( = 3.V to 5.5V, T = T MIN to T MX, unless otherwise noted. Typical values are at = 5V, and T = +5 C.) (Notes, 5) IVE PMETE SMOL CONTIONS MIN TP MX UNITS river Propagation elay ifferential river Output Skew t PLH - t PHL t PLH 1 L = 54Ω, C L = 5pF, Figures, 3 t PHL 1 t SKEW L = 54Ω, C L = 5pF, Figures, 3 (Note 6) ns 14 ns river ifferential Output ise or Fall Time t HL, t LH L = 54Ω, C L = 5pF, Figures, 3 9 ns Maximum ata ate MX L = 11Ω, C L = 5pF, Figures 4, 5 5 kbps river Enable to Output High t H L = 11Ω, C L = 5pF, Figures 4, 5 5 ns river Enable to Output Low t L L = 11Ω, C L = 5pF, Figures 4, 5 5 ns river isable Time from Low t L L = 11Ω, C L = 5pF, Figures 4, 5 1 ns river isable Time from High t H L = 11Ω, C L = 5pF, Figures 4, 5 1 ns river Enable from Shutdown to Output High t H(SHN) L = 11Ω, C L = 15pF, Figures 4, 5 1 μs river Enable from Shutdown to Output Low t L(SHN) L = 11Ω, C L = 15pF, Figures 4, 5 1 μs Time to Shutdown t SHN (Note 7) 5 8 ns CEIVE eceiver Propagation elay eceiver Output Skew t PLH - t PHL t PLH C L = 15pF, Figures 6, 7 t PHL t SKEW C L = 15pF, Figures 6, 7 (Note 6) 3 ns Maximum ata ate MX 5 kbps eceiver Enable to Output High t H L = 1kΩ, C L = 15pF, Figure 8 3 ns eceiver Enable to Output Low t L L = 1kΩ, C L = 15pF, Figure 8 3 ns eceiver isable Time from Low t L L = 1kΩ, C L = 15pF, Figure 8 3 ns ns eceiver isable Time from High eceiver Enable from Shutdown to Output High eceiver Enable from Shutdown to Output Low t H L = 1kΩ, C L = 15pF, Figure 8 3 ns t H(SHN) L = 1kΩ, C L = 15pF, Figure 8 1 μs t L(SHN) L = 1kΩ, C L = 15pF, Figure 8 1 μs Time to Shutdown t SHN (Note 7) 5 8 ns Maxim Integrated 4

5 Switching Characteristics (MX14786E/MX14789E) ( = 3.V to 5.5V, T = T MIN to T MX, unless otherwise noted. Typical values are at = 5V, and T = +5 C.) (Notes, 5) IVE PMETE SMOL CONTIONS MIN TP MX UNITS river Propagation elay ifferential river Output Skew t PLH - t PHL t PLH 5 L = 54Ω, C L = 5pF, Figures, 3 t PHL 5 t SKEW L = 54Ω, C L = 5pF, Figures, 3 (Note 6) ns 3 ns river ifferential Output ise or Fall Time t HL, t LH L = 54Ω, C L = 5pF, Figures, 3 1 ns Maximum ata ate MX L = 11Ω, C L = 5pF, Figures 4, 5 5 Mbps river Enable to Output High t H L = 11Ω, C L = 5pF, Figures 4, 5 4 ns river Enable to Output Low t L L = 11Ω, C L = 5pF, Figures 4, 5 4 ns river isable Time from Low t L L = 11Ω, C L = 5pF, Figures 4, 5 4 ns river isable Time from High t H L = 11Ω, C L = 5pF, Figures 4, 5 4 ns river Enable from Shutdown to Output High t H(SHN) L = 11Ω, C L = 15pF, Figures 4, 5 1 μs river Enable from Shutdown to Output Low t L(SHN) L = 11Ω, C L = 15pF, Figures 4, 5 1 μs Time to Shutdown t SHN (Note 7) 5 8 ns CEIVE eceiver Propagation elay eceiver Output Skew t PLH - t PHL t PLH 5 C L = 15pF, Figures 6, 7 t PHL 5 t SKEW C L = 15pF, Figures 6, 7 (Note 6) 3 ns Maximum ata ate MX 5 Mbps eceiver Enable to Output High t H L = 1kΩ, C L = 15pF, Figure 8 3 ns eceiver Enable to Output Low t L L = 1kΩ, C L = 15pF, Figure 8 3 ns eceiver isable Time from Low t L L = 1kΩ, C L = 15pF, Figure 8 3 ns ns eceiver isable Time from High eceiver Enable from Shutdown to Output High t H L = 1kΩ, C L = 15pF, Figure 8 3 ns t H(SHN) L = 1kΩ, C L = 15pF, Figure 8 1 μs Maxim Integrated 5

6 Switching Characteristics (MX14786E/MX14789E) (continued) ( = 3.V to 5.5V, T = T MIN to T MX, unless otherwise noted. Typical values are at = 5V, and T = +5 C.) (Notes, 5) PMETE SMOL CONTIONS MIN TP MX UNITS eceiver Enable from Shutdown to Output Low t L(SHN) L = 1kΩ, C L = 15pF, Figure 8 1 μs Time to Shutdown t SHN (Note 7) 5 8 ns Note : ll devices 1% production tested at T = +5 C. Specifications over temperature are guaranteed by design. Note 3: ll currents into the device are positive; all currents out of the device are negative. ll voltages are referenced to ground, unless otherwise noted. Note 4: ΔV O and ΔV OC are the changes in V O and V OC, respectively, when the input changes state. Note 5: Capacitive load includes test fixture. Note 6: Not production tested. Guaranteed by design. Note 7: Shutdown is enabled by bringing high and low. If the enabled inputs are in this state for less than 5ns, the device is guaranteed to not enter shutdown. If the enable inputs are in this state for at least 8ns, the device is guaranteed to have entered shutdown. V O L V O L C L L V OC Figure 1. river C Test Load Figure. river Timing Test Circuit f = 1MHz, t LH 3ns, t HL 3ns 1.5V 1.5V t PLH t PHL 1/ V O 1/ V O V O V O 8% V FF = V - V 8% V FF -V O % % t LH t HL t SKEW = t PLH - t PHL Figure 3. river Propagation elays Maxim Integrated 6

7 O V CC GENETO 5Ω S1 C L L OUT OUT t H, t H(SHN) 1.5V t H 1.5V.5V V OH Figure 4. river Enable and isable Times (t H, t H, t H(SHN) ) O V CC S1 L OUT C L GENETO 5Ω TE V I CEIVE OUTPUT t L, t L(SHN) 1.5V OUT V OL 1.5V t L.5V Figure 5. river Enable and isable Times (t L, t L, t L(SHN) ) Figure 6. eceiver Propagation elay Test Circuit t = 1MHz, t LH 3ns, t HL 3ns 1V -1V V OH t PHL t PLH 1.5V 1.5V V OL t SKEW = t PHL - t PLH Figure 7. eceiver Propagation elays Maxim Integrated 7

8 +1.5V -1.5V S3 V I L 1kI C L 15pF S1 S GENETO 5I S1 OPEN 1.5V S CLOSE 1.5V t H, t H (SHN) S3 = +1.5V t L, t L(SHN) V OH V OL S1 CLOSE S OPEN S3 = -1.5V S1 OPEN 1.5V S CLOSE 1.5V S3 = +1.5V t H t L S1 CLOSE S OPEN S3 = -1.5V.5V V OH.5V V OL Figure 8. eceiver Enable and isable Times Maxim Integrated 8

9 Typical Operating Characteristics ( = 5V, T = +5 C, unless otherwise noted.) SUPPL CUNT (m) NO LO SUPPL CUNT vs.tempetu = 3.3V = 5V 1. = = GN.5 NO LO and OPEN TEMPETU ( C) toc1 SHUTOWN SUPPL CUNT (µ) MX14784E/MX14786E SHUTOWN SUPPL CUNT vs. TEMPETU = GN = = 3.3V = 5V TEMPETU ( C) toc SUPPL CUNT (m) MX14784E/MX14787E SUPPL CUNT vs. T TE toc3 = = GN 3.3V, no load 5V, 54Ω load 3.3V, 54Ω load 5V, no load T TE (kbps) SUPPL CUNT (m) MX14786E/MX14789E SUPPL CUNT vs. T TE toc4 = = GN 3.3V, NO LO 5V, 54Ω LO 3.3V, 54Ω LO 5V, NO LO T TE (Mbps) V OH (V) CEIVE OUTPUT HIGH VOLTGE vs. OUTPUT CUNT OUTPUT SOUCING CUNT = 3.3V OUTPUT CUNT (m) = 5V toc5 V OH (V) CEIVE OUTPUT LOW VOLTGE vs. OUTPUT CUNT OUTPUT SINKING CUNT = 3.3V = 5V OUTPUT CUNT (m) toc6 V O (V) FFENTIL IVE OUTPUT VOLTGE vs. TEMPETU = 3.3V = 5V TEMPETU ( C) toc7 PPGTION L (ns) MX14784E/MX14787E IVE PPGTION L vs. TEMPETU t PLH, = 5V t PHL, = 3.3V t PLH, = 3.3V TEMPETU ( C) t PHL, = 5V toc8 PPGTION L (ns) L = 54Ω C L = 5pF MX14786E/MX14789E IVE PPGTION L vs. TEMPETU t PHL, = 3.3V t PHL, = 5V TEMPETU ( C) t PLH, = 3.3V t PLH, = 5V toc9 Maxim Integrated 9

10 Typical Operating Characteristics (continued) ( = 5V, T = +5 C, unless otherwise noted.) t SKEW (ns) MX14784E/MX14787E FFENTIL IVE SKEW vs. TEMPETU L = 54Ω C L = 5pF = 5V = 3.3V toc1 t SKEW (ns) L = 54Ω C L = 5pF MX14786E/MX14789E FFENTIL IVE SKEW vs. TEMPETU = 3.3V = 5V toc11 ISE/FLL TIME (ns) MX14784E/MX14787E IVE OUTPUT ISE N FLL TIME vs. TEMPETU L = 54Ω C L = 5pF t HL, = 5V t LH, = 5V t HL, = 3.3V t LH, = 3.3V toc TEMPETU ( C) TEMPETU ( C) TEMPETU ( C) ISE/FLL TIME (ns) MX14786E/MX14789E IVE OUTPUT ISE N FLL TIME vs. TEMPETU toc13 t LH, = 3.3V t LH, = 5V TEMPETU ( C) t HL, = 3.3V t HL, = 5V OUTPUT TNSITION SKEW (ns) MX14784E/MX14787E IVE OUTPUT TNSITION SKEW vs. TEMPETU L = 54Ω C L = 5pF = 3.3V TEMPETU ( C) = 5V toc14.6 MX14786E/MX14789E IVE OUTPUT TNSITION SKEW vs. TEMPETU toc15 MX14784E/MX14787E PPGTION L toc16 OUTPUT TNSITION SKEW (ns) = 3.3V = 5V TEMPETU ( C) LOOPCK CONFIGUTION 1ns 5V/div (C COUPLE 5V/div / V/div / V/div 5V/div Maxim Integrated 1

11 Typical Operating Characteristics (continued) ( = 5V, T = +5 C, unless otherwise noted.) MX14784E/MX14787E PPGTION L toc17 MX14786E/MX14789E PPGTION L toc18 MX14786E/MX14789E PPGTION L toc19 5V/div (C COUPLE 5V/div 5V/div 5V/div / V/div / V/div / V/div / V/div / V/div / V/div 5V/div 5V/div 5V/div LOOPCK CONFIGUTION LOOPCK CONFIGUTION LOOPCK CONFIGUTION 1ns 1ns 1ns Maxim Integrated 11

12 Pin Configurations TOP VIEW N.C VCC 3 4 GN 6 MX14784E MX14786E N.C. VCC MX14787E MX14789E GN 7 8 N.C. GN 4 5 SO/TSSOP SO Pin escription MX14784E MX14786E PIN MX14787E MX14789E NME 1, 8, 13 N.C. No Connection. Not internally connected , 7 4 GN Ground 9 5 Noninverting river Output 1 6 Inverting river Output 11 7 Inverting eceiver Input 1 8 Noninverting eceiver Input FUNCTION eceiver Output. rive low to enable. is always active on the MX14787E and the MX14789E. See the Function Tables section. eceiver Enable. rive low, or leave unconnected, to enable. is high impedance when is high. rive high and low to enter low-power shutdown mode. has a weak pulldown to GN. river Enable. rive high, or leave unconnected, to enable the driver outputs. The driver outputs are high impedance when is low. rive high and low to enter low-power shutdown mode (MX14784E and MX14786E only). river Input. rive high on the MX14784E and MX14786E to enable the driver outputs. river outputs are always active on the MX14787E and the MX14789E. low on forces the noninverting output,, low and the inverting output,, high. Similarly, a high on forces the noninverting output,, high and the inverting output,, low. has a weak pullup to Positive Supply. ypass to GN with a.1µf capacitor as close as possible to the IC. Maxim Integrated 1

13 Function Tables TNSMITTING INPUTS OUTPUTS * * X X 1 1 X High-Impedance 1 X Shutdown CEIVING INPUTS OUTPUT * * V - V X -1mV 1 X -mv X Open/shorted X High-Impedance 1 X Shutdown * and on the MX14787E and MX14789E are internal. The driver outputs and receiver are always active in these devices. etailed escription The MX14784E/MX14786E/ are ±35kV ES protected S-485 transceivers intended for high-speed, full-duplex communication. These devices operate from a +3.V to +5.5V supply and feature true fail-safe circuitry, guaranteeing a logic high on the receiver output when inputs are open or shorted. The MX14784E and MX14787E feature a slew-rate limited driver that minimizes EMI and reduces reflections caused by improperly-terminated cables, allowing errorfree data transmission at data rates up to 5kbps. The MX14784E/MX14787E feature an added deglitch filter on the receiver signal path for enhanced noise immunity when differential signals have very slow rise and fall times. river outputs are short-circuit current-limited, with thermal shutdown circuitry that protects drivers against excessive power dissipation. The MX14784E/MX14786E/ transceivers draw 4m (max) of supply current when unloaded, or when fully-loaded with the drivers disabled. The MX14784E and MX14786E draw less than 1μ (max) of supply current in low-power shutdown mode. True Fail-Safe The MX14784E/MX14786E/ guarantee a logic-high receiver output when either the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. If the differential receiver input voltage (V - V) is greater than or equal to -1mV, is logic-high. eceiver Input eglitch Filter (MX14784E/ MX14787E Only) The MX14784E/MX14787E include integrated circuitry to filter received data. This input deglitch filter reduces false triggers that can occur when data is passed over long cables. To minimize impact on the bus, the integrated filter is not connected to the receiver inputs. Instead, data is filtered after the differential receiver input but before reaching. river Single-Ended Operation The and outputs can either be used in the standard differential operating mode, or can be used a singleended outputs. Since the and driver outputs swing rail-to-rail, they can individually be used as standard TTL logic outputs. Maxim Integrated 13

14 Half-uplex Operation The MX14784E/MX14786E are full-duplex transceivers with driver and receiver enable/disable functionality. To use these devices in a half-duplex configuration, connect the output to the input and connect the output to the input. river Output Protection Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a current limit on the output stage, provides immediate protection against short-circuits over the whole common-mode voltage range. The second, a thermal shutdown circuit, force the driver outputs into a high-impedance state if the die temperature exceeds +16 C (typ). Low-Power Shutdown Mode (MX14784E/ MX14786E Only) Low-power shutdown mode is initiated by bringing both high and low. In shutdown, the devices draw only 1µ (max) of supply current. and can be driven simultaneously; the devices are guaranteed not to enter shutdown if is high and is low for less than 5ns. If the inputs are in this state for at least 8ns, the devices are guaranteed to enter shutdown. ±35kV ES Protection ES protection structures are incorporated on all pins to protect against electrostatic discharge encountered during handling and assembly. The driver outputs and receiver inputs of the MX14784E/MX14786E/MX14787E/ MX14789E have extra protection against static electricity. The ES structures withstand high ES in all states: normal operation, shutdown, and powered down. fter an ES event, the devices keep working without latchup or damage. ES protection can be tested in various ways. The transmitter outputs and receiver inputs of the MX14784E/ MX14786E/ are characterized for protection to the following limits: ±35kV HM ±18kV using the ir-gap ischarge method specified in IEC ±8kV using the Contact ischarge method specified in the IEC ES Test Conditions ES performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results. Human ody Model (HM) Figure 9 shows the HM test model, while Figure 1 shows the current waveform it generates when discharged in a low-impedance state. This model consists of a 1pF capacitor charged to the ES voltage of interest, which is then discharged into the test device through a 1.5kΩ resistor. IEC The IEC standard covers ES testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MX14784E/ MX14786E/ help facilitate designing equipment to meet the IEC specification without the need for additional ES protection components. The major difference between tests performed using the HM and IEC is higher peak current in IEC due to lower series resistance in the IEC model. Hence, the ES withstand voltage measured to IEC is generally lower than that measured using the HM. Figure 11 shows the IEC model, while Figure 1 shows the current waveform for IEC ES Contact ischarge Test. Maxim Integrated 14

15 C 1MΩ CHGE-CUNT- LIMIT SISTO 15Ω SCHGE SISTNCE MPS I P 1% 9% I r PEK-TO-PEK INGING (NOT WN TO SCLE) HIGH- VOLTGE C SOUCE C s 1pF STOGE CPCITO VICE UN TEST 36.8% 1% t L TIME t L CUNT WVEFOM Figure 9. Human ody ES Test Model Figure 1. Human ody Current Waveform C 5MΩ TO 1MΩ CHGE-CUNT- LIMIT SISTO 33Ω SCHGE SISTNCE IPEK I 1% 9% HIGH- VOLTGE C SOUCE C s 15pF STOGE CPCITO VICE UN TEST 1% t r =.7ns TO 1ns 3ns 6ns t Figure 11. IEC ES Test Model Figure 1. IEC ES Generator Current Waveform Typical pplication Circuit MSTE SLVE MX14784E MX14786E SLVE SLVE Maxim Integrated 15

16 Typical pplication Circuit (continued) MX14787E MX14789E Ordering Information/Selector Guide PT T TE (MX) IVE SLEW- TE LIMITE GLITCHE CEIVE SIGNL IVE/ CEIVE ENLE TEMP NGE MX14784ES+ 5kbps es es es -4 C to +15 C 14 SO MX14786ES+ 5Mbps No No es -4 C to +15 C 14 SO PIN- PCKGE MX14786EU+ 5Mbps No No es -4 C to +15 C 14 TSSOP MX14787EGS+ 5kbps es es No -4 C to +15 C 8 SO MX14789EGS+ 5Mbps No No No -4 C to +15 C 8 SO +enotes a lead(pb)-free/ohs-compliant package. Chip Information PCESS: icmos Package Information For the latest package outline information and land patterns (footprints), go to Note that a +, #, or - in the package code indicates ohs status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of ohs status. PCKGE TPE PCKGE CO OUTLINE NO. LN PTTEN NO. 8 SO S SO S TSSOP U Maxim Integrated 16

17 evision History VISION NUME VISION TE SCIPTION PGES CHNGE 1/13 Initial release 1 6/14 emoved future product asterisk from MX14789E 1 1/15 Updated General escription and enefits and Features sections 1 For pricing, delivery, and ordering information, please contact Maxim irect at , or visit Maxim Integrated s website at Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. 15 Maxim Integrated Products, Inc. 17

Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers

Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers 19-11; ev 1; 1/97 General escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver

More information

Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE

Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE 9-; ev 9; 9/9 General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488,

More information

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers ILLE MX/MX/MX6/ MX/MX90/MX91.-Powered, 10Mbps and Slew-ate-Limited True S-/S- Traceivers General escription The MX, MX, MX6, MX, MX90, and MX91 are., low-power traceivers for S- and S- communication. Each

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-742; Rev ; 1/7 μ ± ± μ ± μ PRT PIN- PCKGE SLEW-RTE LIMITE PKG COE MX13485EEL+T 8 μfn Yes L822-1 MX13485EES+ 8 SO Yes S8-2 MX13486EEL+T 8 μfn No L822-1 MX13486EES+ 8 SO No S8-2 TOP VIEW GN 8 7 6 5 +

More information

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers 19-0; ev 0; 1/9.-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers General escription The MX8, MX8, MX86, MX88, MX90, and MX91 are., low-power traceivers for S-8 and S- communication. Each part

More information

with Manual Reset and Watchdog Timer

with Manual Reset and Watchdog Timer General Description The MAX6821 MAX6825 are low-voltage microprocessor (µp) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package.

More information

1μA Ultra-Tiny Shunt Voltage Reference

1μA Ultra-Tiny Shunt Voltage Reference EVALUATION KIT AVAILABLE MAX6069 General Description The MAX6069 ultra-low-power shunt references are ideal for space-critical and low-power applications. They are offered in a 4-bump wafer-level package

More information

μp Supervisory Circuits

μp Supervisory Circuits MAX6351 MAX636 General Description The MAX6351 MAX636 microprocessor (μp) supervisors with multiple reset voltages significantly improve system reliability and accuracy compared to separate ICs or discrete

More information

Period/Frequency Output

Period/Frequency Output / General Description The / are low-cost, low-current temperature sensors with a single-wire output. The converts the ambient temperature into a square wave with a period proportional to absolute temperature

More information

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches 19-652; Rev ; 9/11 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate

More information

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3 19-4255; Rev 3; 7/10 8-Channel/Dual 4-Channel General Description The are 8-to-1 and dual 4-to-1 high-voltage analog multiplexers. Both devices feature 60Ω (typ) on-resistance with 0.03Ω (typ) on-resistance

More information

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer Dual Ultra-Low-oltage SOT23 µp Supervisors with General Description The 6826 6831 are ultra-low-voltage microprocessor (µp) supervisory circuits designed to monitor two power supplies and have manual reset

More information

3-Pin, Low-Power μp Reset Circuits MAX6800/MAX6801/ MAX6802. Benefits and Features. General Description. Typical Operating Circuit.

3-Pin, Low-Power μp Reset Circuits MAX6800/MAX6801/ MAX6802. Benefits and Features. General Description. Typical Operating Circuit. General Description The MAX6800/MAX6801/ microprocessor (μp) supervisory circuits monitor the power supplies in 2.85 to 5.0 μp and digital systems. They increase circuit reliability and reduce cost by

More information

Low-Power Dual-Channel Logic-Level Translator

Low-Power Dual-Channel Logic-Level Translator EVALUATION KIT AVAILABLE General Description The is a dual-channel, bidirectional logiclevel translator designed specifically for low power consumption making it suitable for portable and batterypowered

More information

TOP VIEW V L GND I/O V L GND

TOP VIEW V L GND I/O V L GND 19-1847; Rev 3; 5/9 1µA, 2Mbps, Low-Voltage Level Tralators in SC7 and µdfn General Description The MAX337/ logic-level tralators are ideal for applicatio interfacing low-voltage devices to other logic

More information

MAX6043 Precision High-Voltage Reference in SOT23

MAX6043 Precision High-Voltage Reference in SOT23 MAX643 General Description The MAX643 precision voltage reference provides accurate preset +, +3.3V, +4.96V, +5.V, and +1V reference voltages from up to +4V input voltages. The MAX643 features a proprietary

More information

Ultra-Low-Power Precision Series Voltage Reference MAX6029. Features. General Description. Ordering Information. Applications.

Ultra-Low-Power Precision Series Voltage Reference MAX6029. Features. General Description. Ordering Information. Applications. MAX629 General Description The MAX629 micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin SOT23 surface-mount package that uses 7% less

More information

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers TSHEET ISL88E/8E/8E/8E/8E/86E/88E ±kv ES, V, Full Fail-Safe, /8 Unit Load, S-8/S- Transceivers FN68 ev. February, 6 The ISL88xE are icmos, ES protected, V powered, single transceivers that meet both the

More information

MAX6012/6021/6025/ 6030/6041/6045/6050. Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References. General Description.

MAX6012/6021/6025/ 6030/6041/6045/6050. Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References. General Description. General Description The /MAX6021/MAX6025/MAX6030/MAX6041/ MAX6045/ precision, low-dropout, micropower voltage references are available in miniature SOT23-3 surface-mount packages. They feature a proprietary

More information

Current-Limit Switches

Current-Limit Switches General Description The MAX2316 programmable current-limit switches feature internal current limiting to prevent damage to host devices due to faulty load conditions. These current-limit switches feature

More information

Low-Leakage, CMOS Analog Multiplexers

Low-Leakage, CMOS Analog Multiplexers / General Description The / are monolithic, CMOS analog multiplexers (muxes). The 8-channel is designed to connect one of eight inputs to a common output by control of a 3-bit binary address. The dual,

More information

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References 19-123; Rev 1; 1/1 1ppm/ C, Low-Noise, +2.5V/+4.96V/+5V General Description The // are low-noise, precision voltage references with extremely low,.5ppm/ C typical temperature coefficients and excellent,

More information

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers General Description The ILX485 is low-power transceivers for RS-485 and RS- 422 communication. I contains one driver and one receiver. The driver

More information

Low Voltage 2-1 Mux, Level Translator ADG3232

Low Voltage 2-1 Mux, Level Translator ADG3232 Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection

More information

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

Four-Channel Thermistor Temperature-to-Pulse- Width Converter 19-234; Rev ; 1/2 General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and converts them to a series of output pulses

More information

MAX6033 High-Precision, Low-Dropout SOT23 Series Voltage Reference

MAX6033 High-Precision, Low-Dropout SOT23 Series Voltage Reference MAX633 High-Precision, Low-Dropout SOT23 Series General Description The MAX633 ultra-high-precision series voltage reference features a low 7ppm/ C (max) temperature coefficient and a low dropout voltage

More information

28V, 100mA, Low-Quiescent-Current LDO with Reset and Power-Fail Input/Output

28V, 100mA, Low-Quiescent-Current LDO with Reset and Power-Fail Input/Output General Description The high-voltage linear regulator is designed to operate from a +5V to +28V input voltage, and withstands up to 4V transients. The device consumes only 45μA of quiescent current at

More information

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers General Description The / are single : and dual : CMOS analog multiplexers/demultiplexers (muxes/ demuxes). Each mux operates from a single +.V to +V supply or dual ±.V supplies. These devices feature.ω

More information

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G02 provides the single 2-input NOR function. Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance

More information

Octal D-type transparent latch; 3-state

Octal D-type transparent latch; 3-state Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented

More information

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 9-704; Rev 5; /09 Improved Precision Micropower General Description The is a precision two-terminal shunt mode, bandgap voltage reference with a fixed reverse breakdown voltage of.225v. Ideal for space-critical

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

with Current-Limiting Switch

with Current-Limiting Switch General Description The MAX4834/MAX4835 family of low-dropout (LDO) linear regulators feature an accurate current-limiting switch with an integrated FLAG or RESET function. These devices operate from 2.5V

More information

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference 19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input

More information

Switched-Capacitor Voltage Doublers

Switched-Capacitor Voltage Doublers 9-; Rev 3; / Switched-Capacitor Voltage Doublers General Description The ultra-small / monolithic, CMOS charge-pump voltage doublers accept input voltages ranging from +.V to +.V. Their high voltage-conversion

More information

Hex inverting Schmitt trigger with 5 V tolerant input

Hex inverting Schmitt trigger with 5 V tolerant input Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible

More information

74HC1G125; 74HCT1G125

74HC1G125; 74HCT1G125 Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state

More information

Ultra-Low Output Voltage, Low-Quiescent-Current Linear Regulator for High-Temperature Applications

Ultra-Low Output Voltage, Low-Quiescent-Current Linear Regulator for High-Temperature Applications General Description The MAX16999 linear regulator operates from a 2. to 5. input voltage and delivers 1mA continuous load current with a low quiescent current typically around 13μA. The output voltage

More information

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

74AHC1G00; 74AHCT1G00

74AHC1G00; 74AHCT1G00 74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

CD54/74AC153, CD54/74ACT153

CD54/74AC153, CD54/74ACT153 CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject

More information

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604 a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On

More information

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

COM COM GND MAX4644 OFF OFF

COM COM GND MAX4644 OFF OFF 9-7; Rev ; / High-Speed, Low-Voltage, 4, General Description The is a single-pole/double-throw (SPDT) switch that operates from a single supply ranging from +.V to +.V. It provides low 4 on-resistance

More information

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay 19-1122; Rev 3; 12/05 4-Pin µp oltage Monitors with Pin-Selectable General Description The microprocessor (µp) supervisory circuits monitor power supplies in µp and digital systems. They provide excellent

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses. Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

Dual High-Speed 1.5A MOSFET Drivers

Dual High-Speed 1.5A MOSFET Drivers 19-132; Rev 2; 6/6 Dual High-Speed 1.A MOSFET Drivers General Description The are dual monolithic MOSFET drivers designed to tralate TTL/CMOS inputs to high voltage/current outputs. The MAX4426 is a dual

More information

74AHC1G14; 74AHCT1G14

74AHC1G14; 74AHCT1G14 Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt

More information

Monolithic CMOS Analog Multiplexers

Monolithic CMOS Analog Multiplexers 19-008; Rev 3; 9/01 Monolithic CMOS Analog Multiplexers General escription Maxim s and are monolithic CMOS analog multiplexers (muxes): the is a single 8-channel (1-of-8) mux, and the is a differential

More information

The 74LV32 provides a quad 2-input OR function.

The 74LV32 provides a quad 2-input OR function. Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See

More information

9A HIGH-SPEED MOSFET DRIVERS

9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS FEATURES Tough CMOS Construction High Peak Output Current.................. 9A High Continuous Output Current........ 2A Max Fast Rise and Fall

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

LOW HIGH OFF ON. Maxim Integrated Products 1

LOW HIGH OFF ON. Maxim Integrated Products 1 9-79; Rev ; /07 Low-Voltage, Quad, SPST General Description The MAX0/MAX/MAX are quad, low-voltage, single-pole/single-throw (SPST) analog switches. On-resistance (00Ω, max) is matched between switches

More information

2Ω, Quad, SPST, CMOS Analog Switches

2Ω, Quad, SPST, CMOS Analog Switches 9-73; Rev ; 4/ 2Ω, Quad, SPST, CMOS Analog Switches General Description The // quad analog switches feature.6ω max on-resistance (R ) when operating from a dual ±5V supply. R is matched between channels

More information

MAX6325/MAX6341/MAX6350

MAX6325/MAX6341/MAX6350 VILLE 19-123; Rev 1; 1/1 Pin onfiguration 8V TO 36V INPUT TOP VIEW 2.2µF * NR IN TRI REFERENE 2.2µF * I.. IN NR 1 2 3 4 DIP/SO 8 7 6 5 I.. I.. TRI *OPTIONL I.. = INTERNLLY ONNETED; DO NOT USE For pricing,

More information

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage

More information

3-Pin Microprocessor Reset Circuits

3-Pin Microprocessor Reset Circuits 19-0344; Rev 7; 2/10 3-Pin Microprocessor Reset Circuits General Description The MAX803/MAX809/MAX810 are microprocessor (µp) supervisory circuits used to monitor the power supplies in µp and digital systems.

More information

MAX Cold-Junction Compensated Thermocouple-to-Digital Converter ABSOLUTE MAXIMUM RATINGS. PACKAGE THERMAL CHARACTERISTICS (Note 1)

MAX Cold-Junction Compensated Thermocouple-to-Digital Converter ABSOLUTE MAXIMUM RATINGS. PACKAGE THERMAL CHARACTERISTICS (Note 1) AVAILABLE General Description The performs cold-junction compensation and digitizes the signal from a K-, J-, N-, T-, S-, R-, or E-type thermocouple. The data is output in a signed 14-bit, SPI-compatible,

More information

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035 19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1 19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.

More information

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,

More information

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers / Precision, 6-Channel/Dual 8-Channel, General Description The / low-voltage, CMOS analog multiplexers (muxes) offer low on-resistance (Ω max), which is matched to within 6Ω between switches and remains

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC14; 74AHCT14. Hex inverting Schmitt trigger Rev. 05 4 May 2009 Product data sheet. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

More information

Ultra-Low-Power Series Voltage Reference

Ultra-Low-Power Series Voltage Reference 19-257; Rev 2; 3/5 Ultra-Low-Power Series Voltage Reference General Description The micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin

More information

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger Rev. 06 19 February 2008 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs,

More information

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28 INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower

More information

The 74HC21 provide the 4-input AND function.

The 74HC21 provide the 4-input AND function. Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).

More information

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device. Rev. 03 12 November 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state

More information

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010 Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5

More information

74AHC2G126; 74AHCT2G126

74AHC2G126; 74AHCT2G126 Rev. 04 27 pril 2009 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC2G126 and 74HCT2G126 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffer/line

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function. Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs. Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

More information

CD74HC221, CD74HCT221

CD74HC221, CD74HCT221 November 997 SEMIONDUTO D74H22, D74HT22 High Speed MOS Logic Dual Monostable Multivibrator with eset Features Description Overriding ESET Terminates Output Pulse Triggering from the Leading or Trailing

More information

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010 Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 9-79; Rev ; 9/ SC7 Inverting Charge Pumps General Description The / monolithic, CMOS chargepump voltage inverters in the ultra-small SC7 package feature a low Ω output resistance, permitting loads up to

More information

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low

More information

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A a FEATURES +.8 V to +. ingle Supply. V ual Supply. ON Resistance. ON Resistance Flatness pa Leakage Currents ns Switching Times Single -to- Multiplexer AG ifferential 8-to- Multiplexer AG 8-Lead TSSOP

More information