DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers"

Transcription

1 TSHEET ISL88E/8E/8E/8E/8E/86E/88E ±kv ES, V, Full Fail-Safe, /8 Unit Load, S-8/S- Transceivers FN68 ev. February, 6 The ISL88xE are icmos, ES protected, V powered, single transceivers that meet both the S-8 and S- standards for balanced communication. Each driver output, and receiver input, is protected against ±kv ES strikes without latch-up, and unlike competitive products, this Intersil family is specified for % tolerance supplies (.V to.v). These devices have very low bus currents (+µ/-7µ), so they present a true /8 unit load to the S-8 bus. This allows up to 6 transceivers on the network without violating the S-8 specification s unit load maximum, and without using repeaters. For example, in a remote utility meter reading system, individual meter readings are routed to a concentrator via an S-8 network, so the high allowed node count minimizes the number of repeaters required. ata for all meters is then read out from the concentrator via a single access port, or a wireless link. eceiver (x) inputs feature a Full Fail-Safe design, which ensures a logic high x output if x inputs are floating, shorted, or terminated but undriven. The ISL88E, ISL88E, ISL88E, ISL88E, ISL88E utilize slew rate limited drivers which reduce EMI, and minimize reflections from improperly terminated transmission lines, or unterminated stubs in multidrop and multipoint applications. Slew rate limited versions also include receiver input filtering to enhance noise immunity in the presence of slow input signals. Hot Plug circuitry ensures that the Tx and x outputs remain in a high impedance state until the power supply has stabilized, and the Tx outputs are fully short circuit protected. The ISL88E, ISL88E, ISL88E, ISL886E are configured for full duplex (separate x input and Tx output pins) applications. The half duplex versions multiplex the x inputs and Tx outputs to allow transceivers with output disable functions in 8 Ld packages. Features Pb-Free vailable (ohs Compliant) S-8 I/O Pin ES Protection ±kv HM Class ES Protection (HM) on all Pins >7kV Tiny MSOP Packages Save % oard Space Full Fail-Safe (Open, Short, Terminated and Floating) eceivers Hot Plug Circuitry (ISL88E, ISL88E, ISL88E, ISL88E) - Tx and x Outputs emain Three-state uring Power-up/Power-down True /8 Unit Load llows up to 6 evices on the us Specified for Single V, % Tolerance, Supplies High ata ates up to Mbps Low Quiescent Supply Current µ Ultra Low Shutdown Supply Current n -7V to +V Common Mode Input Voltage ange Half and Full uplex Pinouts Three-State x and Tx Outputs (Except ISL88E) Current Limiting and Thermal Shutdown for driver Overload Protection pplications utomated Utility Meter eading Systems High Node Count Systems Factory utomation Field us Networks Security Camera Networks uilding Environmental Control Systems Industrial/Process Control Networks FN68 ev. Page of February, 6

2 ISL88E/8E/8E/8E/8E/86E/88E TLE. SUMM OF FETUS PT NUME HLF/FULL UPLEX T TE (Mbps) SLEW- TE LIMITE? HOT PLUG # EVICES ON US x/tx ENLE? QUIESCEN T I CC (µ) LOW POWE SHUTOWN? PIN COUNT ISL88E Full. es es 6 es es, ISL88E Half. es es 6 es es 8 ISL88E Full. es es 6 es es, ISL88E (No longer available or supported) Full. es No 6 No No 8 ISL88E Half. es es 6 es es 8 ISL886E Full No No 6 es es, ISL888E Half No No 6 es es 8 Pinouts ISL88E, ISL88E, ISL888E (8 L MSOP, SOIC) TOP VIEW ISL88E (8 L SOIC) TOP VIEW E / / GN GN NO LONGE VILLE O SUPPOTE ISL88E, ISL88E, ISL886E ( L MSOP) TOP VIEW ISL88E, ISL88E, ISL886E ( L SOIC) TOP VIEW E 9 8 NC NC 7 E GN 6 GN 6 9 GN 7 8 NC FN68 ev. Page of February, 6

3 ISL88E/8E/8E/8E/8E/86E/88E Ordering Information PT NUME (Note ) PT MKING TEMP. NGE ( C) PCKGE (ohs Compliant) PKG. WG. # ISL88EI (Note ) 88EI - to +8 Ld SOIC M. ISL88EIU (Note ) 8 - to +8 Ld MSOP M.8 ISL88EI (Note ) 88 EI - to +8 8 Ld SOIC M8. ISL88EIU (Note ) 8 - to +8 8 Ld MSOP M8.8 ISL88EI (Note ) 88EI - to +8 Ld SOIC M. ISL88EIU (Note ) 8 - to +8 Ld MSOP M.8 ISL88EI (Note ) (No longer available or supported, ecommended eplacements ISL88EI or ISL888EI) 88 EI - to +8 8 Ld SOIC M8. ISL88EI (Note ) 88 EI - to +8 8 Ld SOIC M8. ISL88EIU (Note ) 8 - to +8 8 Ld MSOP M8.8 ISL886EI (Note ) 886EI - to +8 Ld SOIC M. ISL886EIU (Note ) 86 - to +8 Ld MSOP M.8 ISL888EI (Note ) 888 EI - to +8 8 Ld SOIC M8. ISL888EIU (Note ) 88 - to +8 8 Ld MSOP M8.8 NOTES:. dd -T suffix for tape and reel. Please refer to T7 for details on reel specifications.. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and % matte tin plate plus anneal (e termination finish, which is ohs compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEEC J ST-. Truth Tables TNSMITTING INPUTS OUTPUTS E X X X High- High- X High- * High-* NOTE: *Shutdown Mode (See Notes and ). E Half uplex INPUTS CEIVING E Full uplex - OUTPUT X -.V X -.V X Inputs Open/Shorted X High-* X High- NOTE: *Shutdown Mode (See Notes and ). Pin escriptions PIN E FUNCTION eceiver output: If - -mv, is high; If - -mv, is low; = High if and are unconnected (floating) or shorted. eceiver output enable. is enabled when is low; is high impedance when is high. river output enable. The driver outputs, and, are enabled by bringing E high. They are high impedance when E is low. FN68 ev. Page of February, 6

4 ISL88E/8E/8E/8E/8E/86E/88E Pin escriptions (Continued) PIN GN / / NC river input. low on forces output low and output high. Similarly, a high on forces output high and output low. Ground connection. ±kv HM ES Protected S-8/S- level, noninverting receiver input and noninverting driver output. Pin is an input if E = ; pin is an output if E =. ±kv HM ES Protected S-8/S- level, Inverting receiver input and inverting driver output. Pin is an input if E = ; pin is an output if E =. ±kv HM ES Protected S-8/S- level, noninverting receiver input. ±kv HM ES Protected S-8/S- level, inverting receiver input. ±kv HM ES Protected S-8/S- level, noninverting driver output. ±kv HM ES Protected S-8/S- level, inverting driver output. System power supply input (.V to.v). No Connection. FUNCTION Typical Operating Circuit ISL88E, ISL88E, ISL888E +V 8 +.µf.µf + +V 8 E / / 7 6 T T 7 6 / / E GN GN FN68 ev. Page of February, 6

5 ISL88E/8E/8E/8E/8E/86E/88E Typical Operating Circuit (Continued) ISL88E, ISL88E, ISL886E +V +.µf.µf + +V E T 9 E GN 6, 7 9 T GN 6, 7 +V ISL88E +V +.µf.µf T 6 GN 6 T 7 8 GN FN68 ev. Page of February, 6

6 ISL88E/8E/8E/8E/8E/86E/88E bsolute Maximum atings to Ground V Input Voltages, E, V to ( +.V) Input/Output Voltages,,, V to +V,,, (Transient Pulse Through, Note ) ±7V V to ( +.V) Short Circuit uration, Continuous ES ating See Specification Table Thermal Information Thermal esistance (Typical, Note ) J ( C/W) 8 Ld SOIC Package Ld MSOP Package Ld MSOP Package Ld SOIC Package Maximum Junction Temperature (Plastic Package) C Maximum Storage Temperature ange C to + C Pb-free reflow profile see link below Operating Conditions Temperature ange C to +8 C CUTION: o not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTE:. J is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech rief T79 for details. Electrical Specifications Test Conditions: =.V to.v; Unless Otherwise Specified. Typicals are at = V, T = + C (Note ). PMETE SMOL TEST CONTIONS TEMP ( C) MIN (Note ) TP MX (Note ) UNITS C CHCTEISTICS river ifferential V OUT (no load) V O Full - - V river ifferential V OUT (with load) V O L = (S-) (Figure ) Full.9 - V L = (S-8) (Figure ) Full.. V L = 6, -7V V CM V (Figure ) Full..6 - V Change in Magnitude of river ifferential V OUT for Complementary Output States V O L = or (Figure ) Full -.. V river Common-Mode V OUT V OC L = or (Figure ) Full -.8 V Change in Magnitude of river Common-Mode V OUT for Complementary Output States V OC L = or (Figure ) Full -.. V Logic Input High Voltage V IH E,, Full - - V Logic Input Low Voltage V IL E,, Full V Input Hysteresis Voltage V HS - - mv Logic Input Current I IN E,, Full - - µ Input Current (, ) I IN E = V, = V or.v V IN = V Full - 7 µ V IN = -7V Full -7 - µ Output Leakage Current (, ) (Full uplex Versions Only) I IN = V, E = V, = V or.v (Note ) V IN = V Full - 7 µ V IN = -7V Full -7 - µ Output Leakage Current (, ) in Shutdown Mode (Full uplex) river Short-Circuit Current, V O = High or Low I IN =, E = V, = V or.v (Note ) V IN = V Full - µ V IN = -7V Full µ I OS E =, -7V V or V V (Note 7) Full - - m FN68 ev. Page 6 of February, 6

7 ISL88E/8E/8E/8E/8E/86E/88E Electrical Specifications Test Conditions: =.V to.v; Unless Otherwise Specified. Typicals are at = V, T = + C (Note ). (Continued) PMETE SMOL TEST CONTIONS TEMP ( C) MIN (Note ) TP MX (Note ) UNITS eceiver ifferential Threshold Voltage V TH -7V V CM V Full mv eceiver Input Hysteresis V TH V CM = V - - mv eceiver Output High Voltage V OH I O = -m, V I = -mv Full V eceiver Output Low Voltage V OL I O = -m, V I = -mv Full -.. V Three-State (high impedance) eceiver Output Current I O.V V O.V (Note ) Full -. µ eceiver Input esistance IN -7V V CM V Full k eceiver Short-Circuit Current I OS V V O Full ±7 - ±8 m SUPPL CUNT No-Load Supply Current (Note 6) I CC Half uplex Versions, E =, = X, = V or Full µ ll Versions, E = V, = V, or Full uplex Full - 6 µ Versions, E =, = X. = V or Shutdown Supply Current I SHN E = V, =, = V or (Note ) Full -.7 µ ES PEFOMNCE S-8 Pins (,,, ) Human ody Model (HM), Pin to GN - ± - kv ll Other Pins HM, per MIL-ST-88 Method - ±7 - kv IVE SWITCHING CHCTEISTICS (kbps Versions; ISL88E, ISL88E) Machine Model - ± - V river ifferential Output elay t PLH, t PHL FF =, C L = pf (Figure ) Full 78 ns river ifferential Output Skew t SKEW FF =, C L = pf (Figure ) Full - ns river ifferential ise or Fall Time t, t F FF =, C L = pf (Figure ) Full 667 ns Maximum ata ate f MX C = 8pF (Figure ) (Note ) Full kbps river Enable to Output High t H L =, C L = pf, SW = GN (Figure ), (Note 8) river Enable to Output Low t L L =, C L = pf, SW = (Figure ) (Note 8) Full - 78 ns Full - ns river isable from Output Low t L L =, C L = pf, SW = (Figure ) Full - 67 ns river isable from Output High t H L =, C L = pf, SW = GN (Figure ) Full - 8 ns Time to Shutdown t SHN (Note ) Full ns river Enable from Shutdown to Output High river Enable from Shutdown to Output Low t H(SHN) L =, C L = pf, SW = GN (Figure ) (Notes, ) t L(SHN) L =, C L = pf, SW = (Figure ) (Notes, ) Full - ns Full - ns IVE SWITCHING CHCTEISTICS (kbps Versions; ISL88E, ISL88E, ISL88E) river ifferential Output elay t PLH, t PHL FF =, C L = pf (Figure ) Full 6 ns river ifferential Output Skew t SKEW FF =, C L = pf (Figure ) Full - ns river ifferential ise or Fall Time t, t F FF =, C L = pf (Figure ) Full 7 7 ns Maximum ata ate f MX C = 8pF (Figure ) (Note ) Full - kbps FN68 ev. Page 7 of February, 6

8 ISL88E/8E/8E/8E/8E/86E/88E Electrical Specifications Test Conditions: =.V to.v; Unless Otherwise Specified. Typicals are at = V, T = + C (Note ). (Continued) PMETE SMOL TEST CONTIONS TEMP ( C) MIN (Note ) TP MX (Note ) UNITS river Enable to Output High t H L =, C L = pf, SW = GN (Figure ), (Notes 8, ) river Enable to Output Low t L L =, C L = pf, SW = (Figure ), (Notes 8, ) river isable from Output Low t L L =, C L = pf, SW = (Figure ), (Note ) river isable from Output High t H L =, C L = pf, SW = GN (Figure ), (Note ) Full - 7 ns Full - ns Full - 6 ns Full - 8 ns Time to Shutdown t SHN (Note ) Full ns river Enable from Shutdown to Output High river Enable from Shutdown to Output Low t H(SHN) L =, C L = pf, SW = GN (Figure ), (Notes,, ) t L(SHN) L =, C L = pf, SW = (Figure ), (Notes,, ) Full - 6 ns Full - ns IVE SWITCHING CHCTEISTICS (Mbps Versions; ISL886E, ISL888E) river ifferential Output elay t PLH, t PHL FF =, C L = pf (Figure ) Full - 6 ns river ifferential Output Skew t SKEW FF =, C L = pf (Figure ) Full - ns river ifferential ise or Fall Time t, t F FF =, C L = pf (Figure ) Full - ns Maximum ata ate f MX C = 7pF (Figure ) (Note ) Full - Mbps river Enable to Output High t H L =, C L = pf, SW = GN (Figure ), (Note 8) river Enable to Output Low t L L =, C L = pf, SW = (Figure ), (Note 8) Full - ns Full - ns river isable from Output Low t L L =, C L = pf, SW = (Figure ) Full - 66 ns river isable from Output High t H L =, C L = pf, SW = GN (Figure ) Full - 8 ns Time to Shutdown t SHN (Note ) Full ns river Enable from Shutdown to Output High river Enable from Shutdown to Output Low t H(SHN) L =, C L = pf, SW = GN (Figure ), (Notes, ) t L(SHN) L =, C L = pf, SW = (Figure ), (Notes, ) Full - ns Full - 8 ns CEIVE SWITCHING CHCTEISTICS (kbps and kbps Versions; ISL88E THU ISL88E) Maximum ata ate f MX (Figure ) (Note ) Full. - Mbps eceiver Input to Output elay t PLH, t PHL (Figure ) Full - ns eceiver Skew t PLH - t PHL t SK (Figure ) Full - 7 ns eceiver Enable to Output Low t L L = k, C L = pf, SW = (Figure 6), (Notes 9, ) eceiver Enable to Output High t H L = k, C L = pf, SW = GN (Figure 6), (Notes 9, ) eceiver isable from Output Low t L L = k, C L = pf, SW = (Figure 6), (Note ) eceiver isable from Output High t H L = k, C L = pf, SW = GN (Figure 6), (Note ) Full - ns Full - ns Full - ns Full - ns Time to Shutdown t SHN (Notes, ) Full ns FN68 ev. Page 8 of February, 6

9 ISL88E/8E/8E/8E/8E/86E/88E Electrical Specifications Test Conditions: =.V to.v; Unless Otherwise Specified. Typicals are at = V, T = + C (Note ). (Continued) PMETE SMOL TEST CONTIONS TEMP ( C) MIN (Note ) TP MX (Note ) UNITS eceiver Enable from Shutdown to Output High eceiver Enable from Shutdown to Output Low t H(SHN) L = k, C L = pf, SW = GN (Figure 6), (Notes,, ) t L(SHN) L = k, C L = pf, SW = (Figure 6), (Notes,, ) Full - ns Full - ns CEIVE SWITCHING CHCTEISTICS (Mbps Versions; ISL886E, ISL888E) Maximum ata ate f MX (Figure ) (Note ) Full - Mbps eceiver Input to Output elay t PLH, t PHL (Figure ) Full - 7 ns eceiver Skew t PLH - t PHL t SK (Figure ) Full - ns eceiver Enable to Output Low t L L = k, C L = pf, SW = (Figure 6) (Note 9) eceiver Enable to Output High t H L = k, C L = pf, SW = GN (Figure 6) (Note 9) Full - ns Full - ns eceiver isable from Output Low t L L = k, C L = pf, SW = (Figure 6) Full - ns eceiver isable from Output High t H L = k, C L = pf, SW = GN (Figure 6) Full - ns Time to Shutdown t SHN (Note ) Full ns eceiver Enable from Shutdown to Output High eceiver Enable from Shutdown to Output Low t H(SHN) L = k, C L = pf, SW = GN (Figure 6) (Notes, ) t L(SHN) L = k, C L = pf, SW = (Figure 6) (Notes, ) Full - ns Full - ns NOTES:. Parameters with MIN and/or MX limits are % tested at + C, unless otherwise specified. Temperature limits established by characterization and are not production tested.. ll currents into device pins are positive; all currents out of device pins are negative. ll voltages are referenced to device ground unless otherwise specified. 6. Supply current specification is valid for loaded drivers when E = V. 7. pplies to peak current. See Typical Performance Curves beginning on page for more information. 8. Keep = to prevent the device from entering SHN. 9. The signal high time must be short enough (typically <ns) to prevent the device from entering SHN.. Transceivers are put into shutdown by bringing high and E low. If the inputs are in this state for less than 6ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 6ns, the parts are guaranteed to have entered shutdown. See Low Power Shutdown Mode on page.. Keep = VCC, and set the E signal low time >6ns to ensure that the device enters SHN.. Set the signal high time >6ns to ensure that the device enters SHN.. oes not apply to the ISL88E.. Tested according to TI/EI-8-, section..6 (±7V for µs at a % duty cycle).. Limits established by characterization and are not production tested. FN68 ev. Page 9 of February, 6

10 ISL88E/8E/8E/8E/8E/86E/88E Test Circuits and Waveforms E V O L / E V O L = 6 7 V CM -7V TO +V L / V OC 7 FIGU. V O N V OC FIGU. V O WITH COMMON MOE LO FIGU. C IVE TEST CICUITS.V.V V V E FF C L = pf C L = pf OUT () OUT () t PLH t PHL V OH V OL SIGNL GENETO FF OUT ( - ) 9% 9% % % +V O -V O t t F SKEW = t PLH - t PHL FIGU. TEST CICUIT FIGU. MESUMENT POINTS FIGU. IVE PPGTION EL N FFENTIL TNSITION TIMES SIGNL GENETO E SW GN PMETE OUTPUT SW C L (pf) t H / X / GN t L / X / t H / (Note 8) / GN t L / (Note 8) / C L E NOTE t H, t H(SHN) NOTES 8, OUT (, ) t L, t L(SHN) NOTES 8, OUT (, ).V.V t H OUTPUT HIGH.V t L.V OUTPUT LOW V V V OH -.V V OL +.V V OH V V OL t H(SHN) / (Note ) / GN t L(SHN) / (Note ) / FIGU. TEST CICUIT FIGU. MESUMENT POINTS FIGU. IVE ENLE N SLE TIMES (OES NOT PPL TO THE ISL88E) FN68 ev. Page of February, 6

11 ISL88E/8E/8E/8E/8E/86E/88E Test Circuits and Waveforms (Continued) E 6 C + V O - V V SIGNL GENETO FF OUT ( - ) -V O +V O V FIGU. TEST CICUIT FIGU. IVE T TE FIGU. MESUMENT POINTS V pf V V +.V -.V t PLH t PHL SIGNL GENETO.V.V V FIGU. TEST CICUIT FIGU. MESUMENT POINTS FIGU. CEIVE PPGTION EL N T TE SIGNL GENETO GN k pf SW GN NOTE.V.V V V PMETE E SW t H +.V GN t H, t H(SHN) NOTES 9, OUTPUT HIGH.V t H V OH -.V V OH V t L -.V t H (Note 9) +.V GN t L (Note 9) -.V t H(SHN) (Note ) +.V GN t L, t L(SHN) NOTES 9,.V OUTPUT LOW t L V OL +.V V OL t L(SHN) (Note ) -.V FIGU 6. TEST CICUIT FIGU 6. MESUMENT POINTS FIGU 6. CEIVE ENLE N SLE TIMES (OES NOT PPL TO THE ISL88E) pplication Information S-8 and S- are differential (balanced) data transmission standards for use in long haul or noisy environments. S- is a subset of S-8, so S-8 transceivers are also S- compliant. S- is a point-to-multipoint (multidrop) standard, which allows only one driver and up to (assuming one unit load devices) receivers on each bus. S-8 is a true multipoint standard, which allows up to one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the S-8 specification requires that drivers must handle bus contention without sustaining any damage. FN68 ev. Page of February, 6

12 ISL88E/8E/8E/8E/8E/86E/88E nother important advantage of S-8 is the extended common mode range (CM), which specifies that the driver outputs and receiver inputs withstand signals that range from +V to -7V. S- and S-8 are intended for runs as long as, so the wide CM is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields. eceiver Features These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is ±mv, as required by the S- and S-8 specifications. eceiver input resistance of 96k surpasses the S- specification of k, and is eight times the S-8 Unit Load (UL) requirement of k minimum. Thus, these products are known as one-eighth UL transceivers, and there can be up to 6 of these devices on a network while still complying with the S-8 loading specification. eceiver inputs function with common mode voltages as great as ±7V outside the power supplies (i.e., +V and -7V), making them ideal for long networks where induced voltages are a realistic concern. ll the receivers include a full fail-safe function that guarantees a high level receiver output if the receiver inputs are unconnected (floating) or shorted. eceivers easily meet the data rates supported by the corresponding driver, and all receiver outputs are three-statable via the active low input (except for the ISL88E). river Features The S-8/S- driver is a differential output device that delivers at least.v across a load (S-8), and at least V across a load (S-). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI. ll drivers are three-statable via the active high E input (except for the ISL88E). The kbps and kbps driver outputs are slew rate limited to minimize EMI, and to minimize reflections in unterminated or improperly terminated networks. Outputs of the ISL886E, ISL888E drivers are not limited, so faster output transition times allow data rates of at least Mbps. Hot Plug Function When a piece of equipment powers up, there is a period of time where the processor or SIC driving the S-8 control lines (E, ) is unable to ensure that the S-8 Tx and x outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the ISL88, ISL88, ISL88, ISL88 versions incorporate a Hot Plug function. Circuitry monitoring ensures that, during power-up and power-down, the Tx and x outputs remain disabled, regardless of the state of E and, if is less than ~.V. This gives the processor/sic a chance to stabilize and drive the S-8 control lines to the proper states. IVE OUTPUT (V).. / FIGU 7. HOT PLUG PEFOMNCE (ISL88E) vs EVICE WITHOUT HOT PLUG CICUIT (ISL886E) ES Protection.V ISL88E ISL88E TIME (µs/v).v ll pins on these devices include class Human ody Model (HM) ES protection structures, but the S-8 pins (driver outputs and receiver inputs) incorporate advanced structures allowing them to survive ES events in excess of ±kv HM. The S-8 pins are particularly vulnerable to ES damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ES event that might destroy unprotected ICs. These new ES structures protect the device whether or not it is powered up, protect without allowing any latchup mechanism to activate, and without degrading the S-8 common mode range of -7V to +V. This built-in ES protection eliminates the need for board level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present. ata ate, Cables, and Terminations = L = k L = k S-8/S- are intended for network lengths up to, but the maximum system data rate decreases as the transmission length increases. evices operating at Mbps are limited to lengths less than, while the kbps versions can operate at full data rates with lengths of several. Twisted pair is the cable of choice for S-8/S- networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs. Proper termination is imperative (when using the Mbps devices) to minimize reflections. Short networks using the.... (V) CEIVE OUTPUT (V) FN68 ev. Page of February, 6

13 ISL88E/8E/8E/8E/8E/86E/88E kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern. In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible. uilt-in river Overload Protection s stated previously, the S-8 specification requires that drivers survive worst case bus contentions undamaged. These devices meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry. The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the S-8 specification, even at the common mode voltage range extremes. dditionally, these devices utilize a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply. In the event of a major short circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about + C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. eceivers stay operational during thermal shutdown. Low Power Shutdown Mode These CMOS transceivers all use a fraction of the power required by their bipolar counterparts, but they also include a shutdown feature (except for the ISL88E) that reduces the already low quiescent I CC to a 7n trickle. These devices enter shutdown whenever the receiver and driver are simultaneously disabled ( = and E = GN) for a period of at least 6ns. isabling both the driver and the receiver for less than 6ns guarantees that the transceiver will not enter shutdown. Note that receiver and driver enable times increase when the transceiver enables from shutdown. efer to Notes 8 thru, at the end of the Electrical Specification Table on page 9, for more information. Typical Performance Curves = V, T = + C; Unless Otherwise Specified 9. IVE OUTPUT CUNT (m) FFENTIL OUTPUT VOLTGE (V) FF = FF = FFENTIL OUTPUT VOLTGE (V) FIGU 8. IVE OUTPUT CUNT vs FFENTIL OUTPUT VOLTGE TEMPETU ( C) FIGU 9. IVE FFENTIL OUTPUT VOLTGE vs TEMPETU FN68 ev. Page of February, 6

14 ISL88E/8E/8E/8E/8E/86E/88E Typical Performance Curves = V, T = + C; Unless Otherwise Specified (Continued) ISL886E/ISL888E 6 OUTPUT CUNT (m) - - O = LOW ISL88E thru ISL88E O = HIGH I CC (µ) HLF UPLEX, E =, = X HLF UPLEX, E = GN, = GN FULL UPLEX, E = X, = GN ISL88xE OUTPUT VOLTGE (V) FIGU. IVE OUTPUT CUNT vs SHOT CICUIT VOLTGE TEMPETU ( C) FIGU. SUPPL CUNT vs TEMPETU 6 PPGTION EL (ns) TEMPETU ( C) t PHL t PLH FIGU. IVE FFENTIL PPGTION EL vs TEMPETU (ISL88E, ISL88E) SKEW (ns) CSS PT. OF N - CSS PT. OF N TEMPETU ( C) FIGU. IVE FFENTIL SKEW vs TEMPETU (ISL88E, ISL88E) 7 PPGTION EL (ns) t PHL t PLH SKEW (ns) CSS PT. OF N - CSS PT. OF N TEMPETU ( C) FIGU. IVE FFENTIL PPGTION EL vs TEMPETU (ISL88E, ISL88E, ISL88E) TEMPETU ( C) FIGU. IVE FFENTIL SKEW vs TEMPETU (ISL88E, ISL88E, ISL88E) FN68 ev. Page of February, 6

15 ISL88E/8E/8E/8E/8E/86E/88E Typical Performance Curves = V, T = + C; Unless Otherwise Specified (Continued).7 PPGTION EL (ns) t PHL t PLH SKEW (ns) TEMPETU ( C) FIGU 6. IVE FFENTIL PPGTION EL vs TEMPETU (ISL886E, ISL888E) CSS PT. OF N - CSS PT. OF N TEMPETU ( C) FIGU 7. IVE FFENTIL SKEW vs TEMPETU (ISL886E, ISL888E) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) IVE OUTPUT (V) / / TIME (ns/v) FIGU 8. IVE N CEIVE WVEFOMS, LOW TO HIGH (ISL88E, ISL88E) IVE OUTPUT (V) / / TIME (ns/v) FIGU 9. IVE N CEIVE WVEFOMS, HIGH TO LOW (ISL88E, ISL88E) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) IVE OUTPUT (V) / / TIME (ns/v) FIGU. IVE N CEIVE WVEFOMS, LOW TO HIGH (ISL88E, ISL88E, ISL88E) IVE OUTPUT (V) / / TIME (ns/v) FIGU. IVE N CEIVE WVEFOMS, HIGH TO LOW (ISL88E, ISL88E, ISL88E) FN68 ev. Page of February, 6

16 ISL88E/8E/8E/8E/8E/86E/88E Typical Performance Curves = V, T = + C; Unless Otherwise Specified (Continued) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) CEIVE OUTPUT (V) FF =, C L = pf IVE INPUT (V) IVE OUTPUT (V) / / TIME (ns/v) FIGU. IVE N CEIVE WVEFOMS, LOW TO HIGH (ISL886E, ISL888E) IVE OUTPUT (V) / / TIME (ns/v) FIGU. IVE N CEIVE WVEFOMS, HIGH TO LOW (ISL886E, ISL888E) CEIVE OUTPUT CUNT (m) V OL, + C V OH, + C V OH, +8 C CEIVE OUTPUT VOLTGE (V) V OL, +8 C FIGU. CEIVE OUTPUT CUNT vs CEIVE OUTPUT VOLTGE ie Characteristics SUSTTE POTENTIL (POWE UP): GN TNSISTO COUNT: PCESS: Si Gate icmos FN68 ev. Page 6 of February, 6

17 ISL88E/8E/8E/8E/8E/86E/88E evision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision. TE VISION CHNGE February, 6 FN68. dded ev History and bout Intersil verbiage. Updated Ordering Information on page. Updated PO M8.8 to current version with following changes: Updated to new Intersil format by adding land pattern and moving dimensions from table onto drawing Corrected lead width dimension in side view from. -.6" to. -.6" Updated PO M.8 to current version with following change: Updated to new PO template. dded land pattern Updated PO M. to current version with following change: dded land pattern and moved dimensions from table onto drawing. Updated PO M8. to current version with following changes: Updated to new PO format by removing table and moving dimensions onto drawing and adding land pattern. Changed in Typical ecommended Land Pattern the following:.(.9) to.(.87).76 (.) to.6(.). to.(.) Changed Note 98 to 99 bout Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at ou may report errors or suggestions for improving this datasheet by visiting eliability reports are also available from our website at Copyright Intersil mericas LLC -6. ll ights eserved. ll trademarks and registered trademarks are the property of their respective owners. For additional products, see Intersil products are manufactured, assembled and tested utilizing ISO9 quality systems as noted in the quality certifications found at Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. ccordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see FN68 ev. Page 7 of February, 6

18 ISL88E/8E/8E/8E/8E/86E/88E Package Outline rawing M8.8 8 LE MINI SMLL OUTLINE PLSTIC PCKGE ev, 7/.±. 8 ETIL "X". MX SIE VIEW.9 -..±..9±. PIN# I.9 F.6 SC TOP VIEW GUGE PLNE. H.8± C. ±. ETIL "X" ± SETING PLNE M C -. ±.. C SIE VIEW (.8) (.) (.) NOTES:. imensions are in millimeters. (.6) (.)... imensioning and tolerancing conform to JEEC MO-87- and MSE.m-99. Plastic or metal protrusions of.mm max per side are not included. Plastic interlead protrusions of.mm max per side are not included. (.). imensions are measured at atum Plane "H". TPICL COMMENE LN PTTEN 6. imensions in ( ) are for reference only. FN68 ev. Page 8 of February, 6

19 ISL88E/8E/8E/8E/8E/86E/88E Package Outline rawing M.8 LE MINI SMLL OUTLINE PLSTIC PCKGE ev, /.±. ETIL "X". MX SIE VIEW.9 -..±..9±. PIN# I.9 F. SC TOP VIEW GUGE PLNE. H.8± C. ±. ETIL "X" ± SETING PLNE M C -. ±.. C SIE VIEW (.8) (.) (.) NOTES:. imensions are in millimeters. (.)... imensioning and tolerancing conform to JEEC MO-87- and MSE.m-99. Plastic or metal protrusions of.mm max per side are not included. Plastic interlead protrusions of.mm max per side are not included. (.9). imensions are measured at atum Plane "H". (.) TPICL COMMENE LN PTTEN 6. imensions in ( ) are for reference only. FN68 ev. Page 9 of February, 6

20 ISL88E/8E/8E/8E/8E/86E/88E Package Outline rawing M. LE NW O SMLL OUTLINE PLSTIC PCKGE ev, / C - X 6 8 ETIL"".± C X PIN NO. I MK.-..MC C X (.) x ± TOP VIEW. C.7 MX. MIN H GUGE PLNE C SETING PLNE. C SIE VIEW ETIL "" (.7) (.6) (.) (.) NOTES:. imensions are in millimeters. imensions in ( ) for eference Only.. imensioning and tolerancing conform to MSE.m-99.. atums and to be determined at atum H.. imension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed.mm per side.. The pin # indentifier may be either a mold or mark feature. 6. oes not include dambar protrusion. llowable dambar protrusion shall be.mm total in excess of lead width at maximum condition. 7. eference to JEEC MS--. TPICL COMMENE LN PTTEN FN68 ev. Page of February, 6

21 ISL88E/8E/8E/8E/8E/86E/88E Package Outline rawing M8. 8 LE NW O SMLL OUTLINE PLSTIC PCKGE ev, / ETIL "".7 (.). (.6) INEX. (.7).8 (.) 6. (.).8 (.8). (.). (.) x TOP VIEW 8 SIE VIEW. (.).9 (.8). (.87) SETING PLNE 8. (.97).8 (.89).7 (.69). (.) 7.6 (.).7 (.) 6 -C-.7 (.).(.).(.).(.).(.).(.) SIE VIEW TPICL COMMENE LN PTTEN NOTES:. imensioning and tolerancing per NSI.M-99.. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed.mm (.6 inch) per side.. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed.mm (. inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. Terminal numbers are shown for reference only. 6. The lead width as measured.6mm (. inch) or greater above the seating plane, shall not exceed a maximum value of.6mm (. inch). 7. Controlling dimension: MILLIMETE. Converted inch dimensions are not necessarily exact. 8. This outline conforms to JEEC publication MS-- ISSUE C. FN68 ev. Page of February, 6

Features. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)

Features. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ) DATASHEET EL76 High Performance Pin Driver The EL76 high performance pin driver with three-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this part an

More information

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118. Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,

More information

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers ILLE MX/MX/MX6/ MX/MX90/MX91.-Powered, 10Mbps and Slew-ate-Limited True S-/S- Traceivers General escription The MX, MX, MX6, MX, MX90, and MX91 are., low-power traceivers for S- and S- communication. Each

More information

DATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.

DATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12. DATASHEET EL77 0MHz Non-Inverting Quad CMOS Driver FN788 Rev.00 The EL77 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 0MHz and features A peak drive capability

More information

Features NUMBER OF RS-232 RECEIVERS

Features NUMBER OF RS-232 RECEIVERS DATASHEET HIN, HIN, HIN, HIN, HIN, HIN0, HIN V Powered RS- Transmitters/Receivers FN Rev.00 The HIN-HIN family of RS- transmitters/receivers interface circuits meet all ElA RS-E and V. specifications,

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

74FST Bit Bus Switch

74FST Bit Bus Switch 4FST32 4 Bit Bus Switch The ON Semiconductor 4FST32 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and. Volts. The device exhibits extremely low R ON and

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

Octal D-type transparent latch; 3-state

Octal D-type transparent latch; 3-state Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single

More information

DATASHEET HI-506, HI-507, HI-508, HI-509. Features. Applications. Single 16 and 8/Differential 8-Channel and 4-Channel CMOS Analog Multiplexers

DATASHEET HI-506, HI-507, HI-508, HI-509. Features. Applications. Single 16 and 8/Differential 8-Channel and 4-Channel CMOS Analog Multiplexers DTSHEET HI-506, HI-507, HI-508, HI-509 Single 16 and 8/Differential 8-Channel and 4-Channel CMOS nalog Multiplexers FN3142 Rev 10.00 The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each

More information

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

CD54HC11, CD74HC11, CD54HCT11, CD74HCT11

CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 CDHC, CD7HC, CDHCT, CD7HCT Data sheet acquired from Harris Semiconductor SCHS7E August 997 - Revised September 00 High-Speed CMOS Logic Triple -Input AND Gate [ /Title (CD HCT, CD7 HC, CD7 HCT ) /Subject

More information

DATASHEET DG441, DG442. Features. Applications. Pinout. Monolithic, Quad SPST, CMOS Analog Switches. FN3281 Rev Page 1 of 14.

DATASHEET DG441, DG442. Features. Applications. Pinout. Monolithic, Quad SPST, CMOS Analog Switches. FN3281 Rev Page 1 of 14. DATASHEET DG441, DG442 Monolithic, Quad SPST, MOS Analog Switches The DG441 and DG442 monolithic MOS analog switches are drop-in replacements for the popular DG21A and DG22 series devices. They include

More information

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The

More information

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4. DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Features Low On capacitance, 3.7pF (typical) Low On resistance, 6.5Ω (typical) Low power consumption (1µA maximum) 10µA maximum I CCT over and expanded

More information

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,

More information

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V

More information

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY Octal Transparent Latch with 3 State Outputs; Octal Type Flip Flop with 3 State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops

More information

Quad SPST CMOS Analog Switch

Quad SPST CMOS Analog Switch Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power

More information

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS of 8 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The 74HC38 is identical in pinout to the LS38. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

DATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4.

DATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4. DATASHEET HMU16, HMU17 16 x 16-Bit CMOS Parallel Multipliers The HMU16 and HMU17 are high speed, low power CMOS 16-bit x 16-bit multipliers ideal for fast, real time digital signal processing applications.

More information

CD74HC109, CD74HCT109

CD74HC109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each

More information

MM74HC00 Quad 2-Input NAND Gate

MM74HC00 Quad 2-Input NAND Gate MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption

More information

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline

More information

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B

More information

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground). Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and

More information

SGM7SZ00 Small Logic Two-Input NAND Gate

SGM7SZ00 Small Logic Two-Input NAND Gate GENERAL DESCRIPTION The SGM7SZ00 is a single two-input NAND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive

More information

74LV General description. 2. Features. 8-bit addressable latch

74LV General description. 2. Features. 8-bit addressable latch Rev. 03 2 January 2008 Product data sheet. General description 2. Features The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The is a high-speed designed

More information

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1. DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed

More information

MC74VHC245. Octal Bus Buffer/Line Driver

MC74VHC245. Octal Bus Buffer/Line Driver MC74HC245 Octal Bus Buffer/Line Driver The MC74HC245 is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent

More information

MM74HC08 Quad 2-Input AND Gate

MM74HC08 Quad 2-Input AND Gate Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard

More information

PI4GTL bit bidirectional low voltage translator

PI4GTL bit bidirectional low voltage translator Features 2-bit bidirectional translator Less than 1.5 ns maximum propagation delay to accommodate Standard mode and Fast mode I2Cbus devices and multiple masters Allows voltage level translation between

More information

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604 a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On

More information

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74VHCT373A Octal D-Type Latch with 3-STATE Outputs Octal D-Type Latch with 3-STATE Outputs General Description The VHCT373A is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins 8 Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins The MC74ACT323 is an 8-bit universal shift/storage register with3-state outputs. Its function is similar to the MC74ACT299

More information

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs. Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

More information

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger MC74AC32, MC74ACT32 Quad 2 Input NAND Schmitt Trigger The MC74AC/74ACT32 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free

More information

74F153 Dual 4-Input Multiplexer

74F153 Dual 4-Input Multiplexer 74F153 Dual 4-Input Multiplexer General Description The F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

CD4028BC BCD-to-Decimal Decoder

CD4028BC BCD-to-Decimal Decoder CD4028BC BCD-to-Decimal Decoder General Description The CD4028BC is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high

More information

CD54/74HC147, CD74HCT147. High Speed CMOS Logic 10-to-4 Line Priority Encoder. Features. [ /Title (CD74 HC147, CD74 HCT14 7) /Subject

CD54/74HC147, CD74HCT147. High Speed CMOS Logic 10-to-4 Line Priority Encoder. Features. [ /Title (CD74 HC147, CD74 HCT14 7) /Subject CD/7HC7, CD7HCT7 Data sheet acquired from Harris Semiconductor SCHS9B September 997 - Revised March 00 High 0-to- Encoder [ /Title (CD7 HC7, CD7 HCT 7) /Subject (High 0-to- Encode r) /Autho r () /Keywords

More information

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP LC 2 MOS Precision Analog Switch in MSOP AG49-EP FEATURES 44 V supply maximum ratings VSS to V analog signal range Low on resistance:

More information

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving

More information

DM74LS670 3-STATE 4-by-4 Register File

DM74LS670 3-STATE 4-by-4 Register File DM74LS670 3-STATE 4-by-4 Register File General Description August 1986 Revised March 2000 These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing

More information

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs 74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACT18823 contains eighteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications.

More information

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74VHC573 Octal D-Type Latch with 3-STATE Outputs 74HC573 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: March 1993 Revised April 1999 The HC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with

More information

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs 74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The VHC574/VHCT574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS

More information

CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368 CD/HC, CD/HCT, CD/HC, CDHCT Data sheet acquired from Harris Semiconductor SCHSD November - Revised October 00 High-Speed CMOS Logic Hex Buffer/Line Driver, Three-State Non-Inverting and Inverting [ /Title

More information

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A a FEATURE Bandwidth >4 MHz Low Insertion Loss and On Resistance: 2.2 Typical On-Resistance Flatness.3 Typical ingle 3 V/5 upply Operation Very Low istortion:

More information

N-Channel 8 V (D-S) MOSFET

N-Channel 8 V (D-S) MOSFET Si00X N-Channel 8 V (-S) MOSFET PROUCT SUMMARY V S (V) R S(on) ( ) I (A) Q g (Typ.) 0.086 at V GS =. V. a 8 0.09 at V GS =. V.9 0.0 at V GS =.8 V. 7. 0.0 at V GS =. V 0.7 FEATURES Halogen-free According

More information

with LSTTL Compatible Inputs

with LSTTL Compatible Inputs with LSTTL Compatible Inputs The MCLVX9 is an 8 bit Addressable Latch fabricated with silicon gate CMOS technology. The internal circuit is composed of three stages, including a buffer output which provides

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633 CMOS ±5 V/+5 V/+3 V Triple SPT Switch AG633 FEATURES ±2 V to ±6 V ual Supply 2 V to 12 ingle Supply Automotive Temperature Range 4 o C to +125 o C

More information

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

FIN1531 5V LVDS 4-Bit High Speed Differential Driver FIN1531 5V LVDS 4-Bit High Speed Differential Driver General Description This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver

More information

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163

More information

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY 8 Input Multiplexer The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as

More information

DM7404 Hex Inverting Gates

DM7404 Hex Inverting Gates DM7404 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Ordering Code: August 1986 Revised February 2000 DM7404 Hex Inverting

More information

April 2004 AS7C3256A

April 2004 AS7C3256A pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

DS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts

DS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts DS00 -Tap Silicon Delay Line FEATURES All-silicon time delay taps equally spaced Delay tolerance ± ns or ±%, whichever is greater Stable and precise over temperature and voltage range Leading and trailing

More information

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear Features Space-saving US8 surface-mount package MicroPak Pb-free leadless package 0.9V to 3.6V V CC supply operation 3.6V over-voltage tolerant

More information

74AC153 74ACT153 Dual 4-Input Multiplexer

74AC153 74ACT153 Dual 4-Input Multiplexer Dual 4-Input Multiplexer General Description The AC/ACT153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data

More information

CD4024BC 7-Stage Ripple Carry Binary Counter

CD4024BC 7-Stage Ripple Carry Binary Counter CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is

More information

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply. Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed

More information

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function. Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is

More information

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels

More information

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY 0 Line to Line and 8 Line to 3 Line Priority Encoders The SN7LS7 and the SN7LS8 are Priority Encoders. They provide priority decoding of the inputs to eure that only the highest order data line is encoded.

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 02 28 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It is

More information

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power

More information

LT R1. Quad Matched Resistor Network. Applications. Typical Application

LT R1. Quad Matched Resistor Network. Applications. Typical Application Quad Matched Resistor Network Features n Excellent Matching A-Grade: 0.0% Matching B-Grade: 0.0% Matching n 0.ppm/ C Matching Temperature Drift n ±V Operating Voltage (±0V Abs Max) n ppm/ C Absolute Resistor

More information

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer Rev. 03 16 July 2007 Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238

More information

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state Rev. 04 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). They

More information

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs 54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs General Description The AC/ ACT258 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected

More information

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet Standard Products UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet May 16, 212 www.aeroflex.com/radhard FEATURES 16 non-inverting D flip-flops with three-state

More information

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs April 1988 Revised October 2000 74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs General Description The 74F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O

More information

SC1302A/B/C/D/E/F Dual High Speed Low-Side MOSFET Driver

SC1302A/B/C/D/E/F Dual High Speed Low-Side MOSFET Driver POWER MNGEMENT Features Operating Voltage +4.5V to +16.5V Fast rise and fall times (20ns typical with 1000pf load) Dual MOSFET driver Peak drive current 2 propagation delay 40ns 8pin SOIC / MSOP lead free

More information

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state Rev. 03 21 pril 2009 Product data sheet 1. General description 2. Features 3. pplications The is an 8 stage serial shift register with a storage register and 3-state outputs. Both the shift and storage

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26. INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds

More information

P-Channel 30 V (D-S) MOSFET

P-Channel 30 V (D-S) MOSFET SiA42J P-Channel 3 V (-S) MOSFET PROUCT SUMMARY V S (V) R S(on) ( ) I (A) Q g (Typ.) - 3.3 at V GS = - V - 2 a nc.6 at V GS = - 4. V - 2 a PowerPAK SC-7-6L-Single FEATURES TrenchFET Power MOSFET New Thermally

More information

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

74VHC74 Dual D-Type Flip-Flop with Preset and Clear 74HC74 Dual D-Type Flip-Flop with Preset and Clear General Description Ordering Code: October 1992 Revised March 1999 The HC74 is an advanced high speed CMOS Dual D- Type Flip-Flop fabricated with silicon

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

DATASHEET X9315. Features. Block Diagram. Low Noise, Low Power, 32 Taps Digitally Controlled Potentiometer (XDCP ) FN8179 Rev.2.

DATASHEET X9315. Features. Block Diagram. Low Noise, Low Power, 32 Taps Digitally Controlled Potentiometer (XDCP ) FN8179 Rev.2. DATASHEET X9315 Low Noise, Low Power, 32 Taps Digitally Controlled Potentiometer (XDCP ) FN8179 Rev.2.00 The Intersil X9315 is a digitally controlled potentiometer (XDCP). The device consists of a resistor

More information

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74F109 Dual JK Positive Edge-Triggered Flip-Flop Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise

More information

BCD to 7-segment latch/decoder/driver

BCD to 7-segment latch/decoder/driver Rev. 04 17 March 2009 Product data sheet 1. General description The is a for liquid crystal and LED displays. It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an active HIGH

More information