Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers

Size: px
Start display at page:

Download "Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers"

Transcription

1 19-11; ev 1; 1/97 General escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This mea that the receiver output will be a logic high if all tramitters on a terminated bus are disabled (high impedance). The MX00/MX01/MX0 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, allowing error-free data tramission up to 11kbps. The MX0/MX0/MX0 offer higher driver output slew-rate limits, allowing tramit speeds up to 00kbps. The MX06/MX07/MX0 s driver slew rates are not limited, making tramit speeds up to Mbps possible. The MX09 s slew rate is selectable between 11kbps, 00kbps, and Mbps by driving a selector pin with a single three-state driver. These traceivers typically draw µ of supply current when unloaded, or when fully loaded with the drivers disabled. ll devices have a 1/-unit-load receiver input impedance that allows up to 6 traceivers on the bus. The MX0/MX0/MX0 are intended for halfduplex communicatio, while the MX00/MX01/ MX0/MX0/MX06/MX07 are intended for full-duplex communicatio. The MX09 is selectable between half-duplex and full-duplex operation. It also features independently programmable receiver and tramitter output phase via separate pi. True Fail-Safe eceiver While Maintaining EI/TI- Compatibility Enhanced Slew-ate Limiting Facilitates Error-Free ata Tramission (MX00 MX0/MX09) 1n Low-Current Shutdown Mode (except MX01/MX0/MX07) Pin-Selectable Full/Half-uplex Operation (MX09) Phase Controls to Correct for Twisted-Pair eversal (MX09) llow Up to 6 Traceivers on the us PT MX00CP MX00CS MX00EP MX00ES TEMP. NGE PIN-PCKGE 1 Plastic P 1 SO 1 Plastic P 1 SO Features pplicatio S-/S- Communicatio Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Ordering Information Ordering Information continued on last page. Selection Table Part Half/Full uplex ata ate (Mbps) Slew ate Limited Low- Power Shutdown eceiver/ river Enable Quiescent Current (µ) Traceivers On us Pin Count Industry- Standard Pinout MX00 Full MX01 Full 0.11 No No MX0 Half MX0 Full MX0 Full 0. No No MX0 Half MX06 Full No MX07 Full No No No MX0 Half No MX09 Selectable Selectable Selectable 6 1 7* *Pin-compatible with 7, with additional features implemented using pi 1, 6,, and 1. Maxim Integrated Products 1 For free samples & the latest literature: or phone For small orders, phone

2 SOLUTE MXIMUM TINGS Supply Voltage (V CC )...+7V Control Input Voltage (, )...-0.V to (V CC + 0.V) Special Input Voltage (H/F, SL, TXP, XP)...-0.V to (V CC + 0.V) river Input Voltage ()...-0.V to (V CC + 0.V) river Output Voltage (,,, )...±1V eceiver Input Voltage (, )...±1V eceiver Input Voltage, Full uplex (, )...±V eceiver Output Voltage ()...-0.V to (V CC + 0.V) Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. C ELECTICL CHCTEISTICS Continuous Power issipation -Pin Plastic P (derate 9.09mW/ C above +70 C)...77mW -Pin SO (derate.mw/ C above +70 C)...71mW 1-Pin Plastic P (derate.0mw/ C above +70 C)...00mW 1-Pin SO (derate.mw/ C above +70 C)...667mW Operating Temperature anges MX0_C... MX0_E... Storage Temperature ange...-6 C to +10 C Lead Temperature (soldering, sec) C (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) (Note 1) PMETE SMOL CONTIONS MIN TP MX UNITS IVE ifferential river Output (no load) ifferential river Output Change in Magnitude of ifferential Output Voltage (Note ) river Common-Mode Output Voltage Change In Magnitude of Common-Mode Voltage (Note ) Input High Voltage Input Low Voltage Input Hysteresis SL Input Current Input High Voltage Input Middle Voltage Input Low Voltage SL Input Current Input Current ( and ) Full uplex Output Leakage ( and ) Full uplex river Short-Circuit Output Current (Note ) V O1 V O V O V OC V OC Figure, = 0Ω (S-).0 Figure, = 7Ω (S-) 1. Figure, = 0Ω or = 7Ω Figure, = 0Ω or = 7Ω Figure, = 0Ω or = 7Ω V IH1,,, H/F, TXP, XP.0 V V IL1,,, H/F, TXP, XP 0. V V HS MX00 MX0, and MX09 with SL = V CC or unconnected 0 mv I IN1,, ± I IN H/F, TXP, XP, internal pull-down 0 µ V IH SL V CC - 0. V V IM SL (Note ) 0.V CC 0.6V CC V V IL SL 0. V I IN SL = V CC 7 SL = GN (Note ) -7 µ I IN = GN, V IN = 1V 1 V CC = GN or.v V IN = -7V -7 µ I O V O1 Figure = GN, V CC = GN or.v V IN = 1V V IN = -7V -0-7V V OUT V CC -0 0V V OUT 1V 0V V OUT V CC ± V V V V V µ m

3 C ELECTICL CHCTEISTICS (continued) (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) (Note 1) PMETE CEIVE eceiver ifferential Threshold Voltage eceiver Input Hysteresis eceiver Output High Voltage eceiver Output Low Voltage Three-State Output Current at eceiver eceiver Input esistance eceiver Output Short-Circuit Current SUPPL CUNT Supply Current Supply Current in Shutdown Mode SMOL V TH V TH V OH V OL I O IN I OS I CC I SHN -7V V CM 1V I O = -m, V I = -0mV I O = m, V I = -00mV 0.V V O.V -7V V CM 1V 0V V V CC No load, = = GN or V CC, SL = V CC No load, = = GN or V CC, SL = GN = GN, V = V CC CONTIONS = V CC = GN = V CC = GN MIN TP MX V CC ±1 ±7 ± UNITS mv mv V V µ kω m µ µ µ Note 1: ll currents into the device are positive; all currents out of the device are negative. ll voltages are referred to device ground unless otherwise noted. Note : V O and V OC are the changes in V O and V OC, respectively, when the input changes state. Note : The SL pin is internally biased to V CC / by a 0kΩ/0kΩ resistor divider. It is guaranteed to be V CC / if left unconnected. Note : Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.

4 SWITCHING CHCTEISTICS MX00 MX0, and MX09 with SL = Unconnected (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High SMOL CONTIONS MIN TP MX t PLH Figures 7 and 9, FF = Ω, t PHL C L1 = C L = 0pF t SKEW t, t F f MX t H t L t L t H Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed ± UNITS kbps eceiver Input to Output t PLH, t PHL Figures 11 and 1; V I.0V; rise and fall time of V I t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 ±0 eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low t L t H t L Figures 6 and 1, C L = 0pF, S1 closed Figures 6 and 1, C L = 0pF, S closed Figures 6 and 1, C L = 0pF, S1 closed eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 6000 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 6000 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00

5 SWITCHING CHCTEISTICS MX0 MX0, and MX09 with SL = VCC (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output SMOL t PLH t PHL t SKEW t, t F f MX t H t L t L t H t PLH, t PHL CONTIONS Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed Figures 11 and 1; V I.0V; rise and fall time of V I 1 MIN TP MX ± UNITS kbps t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 ±0 eceiver Enable to Output Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver Enable to Output High t H Figures 6 and 1, C L = 0pF, S closed 0 0 eceiver isable Time from Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 00 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 00 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00

6 SWITCHING CHCTEISTICS MX06 MX0, and MX09 with SL = GN (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output SMOL t PLH t PHL t SKEW t, t F f MX t H t L t L t H t PLH, t PHL CONTIONS Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed Figures 11 and 1; V I.0V; rise and fall time of V I 1 MIN TP MX ± UNITS Mbps t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 0 ± eceiver Enable to Output Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver Enable to Output High t H Figures 6 and 1, C L = 0pF, S closed 0 0 eceiver isable Time from Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 0 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 0 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00 Note : The device is put into shutdown by bringing high and low. If the enable inputs are in this state for less than 0, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600, the device is guaranteed to have entered shutdown. 6

7 (V CC = +V, T = + C, unless otherwise noted.) NO-LO SUPPL CUNT (µ) NO-LO SUPPL CUNT vs. TEMPETU : MX06 MX0, MX09 WITH SL = GN : MX00 MX0, MX09 WITH SL = OPEN O V CC TEMPETU ( C) = V CC = GN MX00/09 TOC-16 OUTPUT CUNT (m) OUTPUT CUNT vs. CEIVE OUTPUT LOW VOLTGE 0 1 OUTPUT LOW VOLTGE (V) Typical Operating Characteristics MX00/09 TOC- OUTPUT CUNT (m) OUTPUT CUNT vs. CEIVE OUTPUT HIGH VOLTGE 0 1 OUTPUT HIGH VOLTGE (V) MX00/09 TOC- SHUTOWN CUNT (n) SHUTOWN CUNT vs. TEMPETU MX00/09 TOC-1 OUTPUT LOW VOLTGE (V) CEIVE OUTPUT LOW VOLTGE vs. TEMPETU I = m MX00/09 TOC- OUTPUT VOLTGE (V) CEIVE OUTPUT HIGH VOLTGE vs. TEMPETU I = m MX00/09 TOC TEMPETU ( C) TEMPETU ( C) TEMPETU ( C) PPGTION L () CEIVE PPGTION L (00kbps MO) vs. TEMPETU C LO = 0pF MX00/09 TOC-7 PPGTION L () CEIVE PPGTION L (Mbps MO) vs. TEMPETU C LO = 0pF MX00/09 TOC- PPGTION L (µs) IVE PPGTION L (11kbps MO) vs. TEMPETU t = Ω MX00/09 TOC TEMPETU ( C) TEMPETU ( C) TEMPETU ( C) 7

8 Typical Operating Characteristics (continued) (V CC = +V, T = + C, unless otherwise noted.) PPGTION L () IVE PPGTION L (00kbps MO) vs. TEMPETU t = Ω TEMPETU ( C) MX00/09 TOC- PPGTION L () IVE PPGTION L (Mbps MO) vs. TEMPETU t = Ω TEMPETU ( C) MX00/09 TOC-11 OUTPUT VOLTGE (V) IVE FFENTIL OUTPUT VOLTGE vs. TEMPETU TEMPETU ( C) t = Ω MX00/09 TOC-1 OUTPUT CUNT (m) IVE OUTPUT CUNT vs. FFENTIL OUTPUT VOLTGE MX00 TOC-1 OUTPUT CUNT (m) OUTPUT CUNT vs. IVE OUTPUT LOW VOLTGE MX00- OUTPUT CUNT (m) OUTPUT CUNT vs. IVE OUTPUT HIGH VOLTGE MX00/09 TOC FFENTIL OUTPUT VOLTGE (V) OUTPUT LOW VOLTGE (V) OUTPUT HIGH VOLTGE (V) 6

9 (V CC = +V, T = + C, unless otherwise noted.) V - V CEIVE PPGTION L MX06 MX0, N MX09 WITH SL = GN 0/div MX00/09 TP-1 Typical Operating Characteristics (continued) V/div V/div V - V CEIVE PPGTION L MX00 MX0, N MX09 WITH SL = OPEN O V CC 0/div MX00/09 TP-17 V/div V/div IVE PPGTION L MX00/MX01/MX0, N MX09 WITH SL = OPEN MX00/09 TP-0 V/div V - V.V/div µs/div IVE PPGTION L MX0/MX0/MX0, N MX09 WITH SL = V CC MX00/09 TP-1 IVE PPGTION L MX06/MX07/MX0, N MX09 WITH SL = GN MX00/09 TP- V/div V/div V - V.V/div V - V.V/div 00/div 0/div 9

10 MX00 MX0 MX06 FULL-UPLEX VICES MX01 MX0 MX07 PIN MX0 MX0 MX0 HLF- UPLEX VICES 1 FULL- UPLEX MO 1 MX09 HLF- UPLEX MO 1 NME H/F FUNCTION Pin escription Half/Full-uplex Selector Pin. Connect H/F to V CC for half-duplex mode; connect to GN or leave unconnected for full-duplex mode. eceiver Output. When is low and if - -0mV, will be high; if - -00mV, will be low. eceiver Output Enable. rive low to enable ; is high impedance when is high. rive high and low to enter low-power shutdown mode. river Output Enable. rive high to enable driver outputs. These outputs are high impedance when is low. rive high and low to enter low-power shutdown mode. river Input. With high, a low on forces noninverting output low and inverting output high. Similarly, a high on forces noninverting output high and inverting output low. 6 6 SL Slew-ate-Limit Selector Pin. Connect SL to GN for Mbps communication rate; connect to V CC for 00kbps communication rate. Leave unconnected for 11kbps communication rate. 6, GN Ground TXP Tramitter Phase. Connect TXP to GN, or leave floating for normal tramitter phase/polarity. Connect to V CC to invert the tramitter phase/polarity. 9 9 Noninverting river Output 9 Noninverting eceiver Input and Noninverting river Output* 6 Inverting river Output Inverting eceiver Input and Inverting river Output* Inverting eceiver Input 11 eceiver Input esistors* 7 Inverting eceiver Input and Inverting river Output

11 MX00 MX0 MX06 MX01 MX0 MX07 FULL-UPLEX VICES PIN MX0 MX0 MX0 HLF- UPLEX VICES FULL- UPLEX MO MX09 HLF- UPLEX MO NME 1 1 Noninverting eceiver Input 1 eceiver Input esistors* Pin escription (continued) FUNCTION 6 Noninverting eceiver Input and Noninverting river Output 1 1 XP eceiver Phase. Connect XP to GN, or leave unconnected for normal tramitter phase/polarity. Connect to V CC to invert the receiver phase/polarity V CC Positive Supply;.7V V CC.V 1,, 1 N.C. Not Connected. Not internally connected. *(MX09 only.) In half-duplex mode, the driver outputs serve as receiver inputs. The full-duplex receiver inputs ( and ) will still have a 1/-unit load, but are not connected to the receiver. Function Tables MX00/MX0/MX06 TNSMITTING INPUTS OUTPUTS X X X High- High- 1 0 X Shutdown CEIVING INPUTS OUTPUT - 0 X -0.0V 1 0 X -0.V 0 0 X Open/shorted X High- 1 0 X Shutdown MX01/MX0/MX07 TNSMITTING INPUT OUTPUTS CEIVING INPUTS OUTPUT V 1-0.V 0 Open/shorted 1 X = on t care Shutdown mode, driver and receiver outputs high impedance 11

12 MX0/MX0/MX0 TNSMITTING INPUTS OUTPUTS / / X X X High- High- 1 0 X Shutdown CEIVING INPUTS OUTPUT - 0 X -0.0V 1 0 X -0.V 0 0 X Open/shorted X High- 1 0 X Shutdown MX09 Function Tables (continued) INPUTS TNSMITTING OUTPUTS TXP 0 X X X X X 0 0 X High- High- X 1 0 X Shutdown INPUTS OUTPUT H/F XP X -0.0V X X -0.V X X -0.0V X X -0.V X X -0.0V X -0.V X -0.0V X -0.V X CEIVING Open/ shorted X X Open/ shorted X Open/ shorted X X Open/ shorted X X 1 1 X X High- X X 1 0 X X Shutdown 0 X = on t care Shutdown mode, driver and receiver outputs high impedance 1

13 TOP VIEW TOP VIEW N.C. GN GN TOP VIEW V CC P/SO V CC N.C. N.C. 1,, 1 NC V CC 1 V CC , 7 GN 6 0.1µF t 0.1µF MX00 MX0 MX06 Figure 1. MX00/MX0/MX06 Pin Configuration and Typical Full-uplex Operating Circuit TOP VIEW MX01 MX0 MX07 t t V CC GN V CC 7 GN P/SO 6 7 t GN GN Figure. MX01/MX0/MX07 Pin Configuration and Typical Full-uplex Operating Circuit TOP TOP VIEW VIEW V CC GN 1 V CC 7 t 6 GN 0.1µF MX0 MX0 MX0 t P/SO NOTE: PIN LELS N ON TIMING, TEST, N WVEFOM GMS FE TO PINS N WHEN IS HIGH. Figure. MX0/MX0/MX0 Pin Configuration and Typical Half-uplex Operating Circuit 1

14 etailed escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated tramission line with all drivers disabled (see Fail-Safe section). The MX00/ MX01/MX0 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, allowing error-free data tramission up to 11kbps (see educed EMI and eflectio section). The MX0/MX0/MX0 offer higher driver output slew-rate limits, allowing tramit speeds up to 00kbps. The MX06/ MX07/MX0 s driver slew rates are not limited, making tramit speeds up to Mbps possible. The MX09 s slew rate is selectable between 11kbps, 00kbps, and Mbps by driving a selector pin with a three-state driver. The MX0/MX0/MX0 are half-duplex traceivers, while the MX00/MX01/MX0/ MX0/MX06/MX07 are full-duplex traceivers. The MX09 is selectable between half- and full-duplex communication by driving a selector pin high or low, respectively. ll of these parts operate from a single +V supply. rivers are output short-circuit current limited. Thermal shutdown circuitry protects drivers agait excessive power dissipation. When activated, the thermal shutdown circuitry places the driver outputs into a highimpedance state. eceiver Input Filtering The receivers of the MX00 MX0, and the MX09 when operating in 11kbps or 00kbps mode, incorporate input filtering in addition to input hysteresis. This filtering enhances noise immunity with differential signals that have very slow rise and fall times. eceiver propagation delay increases by 0% due to this filtering. V CC MX09 TOP VIEW H/F 1 1 V CC 1 XP MX09 1 SL H/F TXP GN 7 TXP P/SO NOTE: SWITCH POSITIONS INCTE FO H/F = GN GN SL Figure. MX09 Pin Configuration and Functional iagram 1

15 V O Figure. river C Test Load Fail-Safe The MX00 family guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated tramission line with all drivers disabled. This is done by setting the receiver threshold between -0mV and -00mV. If the differential receiver input voltage (-) is greater than or equal to -0mV, is logic high. If - is less than or equal to -00mV, is logic low. In the case of a terminated bus with all tramitters disabled, the receiver s differential input voltage is pulled to 0V by the termination. With the receiver thresholds of the MX00 family, this results in a logic high with a 0mV minimum noise margin. Unlike previous fail-safe devices, the -0mV to -00mV threshold complies with the ±00mV EI/TI- standard. MX09 Programming The MX09 has several programmable operating modes. Tramitter rise and fall times are programmable between 00, 70, and, resulting in maximum data rates of 11kbps, 00kbps, and Mbps, respectively. To select the desired data rate, drive SL to one of three possible states by using a three-state driver, by connecting it to V CC or GN, or by leaving it unconnected. For 11kbps operation, set the three-state device in high-impedance mode or leave SL unconnected. For 00kbps operation, drive SL high or connect it to V CC. For Mbps operation, drive SL low or connect it to GN. SL can be changed during operation without interrupting data communicatio. Occasionally, twisted-pair lines are connected backward from normal orientation. The MX09 has two pi that invert the phase of the driver and the receiver to correct for this problem. For normal operation, drive V OC TEST POINT CEIVE OUTPUT C L 1pF Figure 6. eceiver Enable/isable Timing Test Load 1k TXP and XP low, connect them to ground, or leave them unconnected (internal pull-down). To invert the driver phase, drive TXP high or connect it to V CC. To invert the receiver phase, drive XP high or connect it to V CC. Note that the receiver threshold is positive when XP is high. The MX09 can operate in full- or half-duplex mode. rive the H/F pin low, leave it unconnected (internal pull-down), or connect it to GN for full-duplex operation, and drive it high for half-duplex operation. In fullduplex mode, the pin configuration of the driver and receiver is the same as that of a MX00 (Figure ). In half-duplex mode, the receiver inputs are switched to the driver outputs, connecting outputs and to inputs and, respectively. In half-duplex mode, the internal full-duplex receiver input resistors are still connected to pi 11 and 1. pplicatio Information 6 Traceivers on the us The standard S- receiver input impedance is 1kΩ (one-unit load), and the standard driver can drive up to unit loads. The MX00 family of traceivers have a 1/-unit-load receiver input impedance (96kΩ), allowing up to 6 traceivers to be connected in parallel on one communication line. ny combination of these devices and/or other S- traceivers with a total of unit loads or less can be connected to the line. educed EMI and eflectio The MX00 MX0, and MX09 with SL = V CC or unconnected, are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure 1 shows the driver output waveform and its Fourier analysis of a 0kHz signal tramitted by a MX06/MX07/MX0, and MX09 with SL = GN. High-frequency harmonic S1 S 1k V CC 1

16 V V I Figure 7. river Timing Test Circuit C L1 FF C L OUTPUT UN TEST C L 00Ω Figure. river Enable/isable Timing Test Load S1 S V CC V 0V 1.V t PLH t PHL 1.V 1/ V O V 0V 1.V 1.V V O, V OL t L(SHN), t L t L.V OUTPUT NOMLL LOW V OL +0.V V FF V O 0V -V O 1/ V O t % V FF = V () - V () 90% 90% t F t SKEW = t PLH - t PHL %, 0V OUTPUT NOMLL HIGH.V t H(SHN), t H t H V OH -0.V Figure 9. river Propagation elays Figure. river Enable and isable Times (except MX01/MX0/MX07) V OH V OL 1V -1V 1.V OUTPUT 1.V t PHL t PLH INPUT V 0V V CC 1.V 1.V t L(SHN), t L t L 1.V OUTPUT NOMLL LOW V OL + 0.V OUTPUT NOMLL HIGH 0V 1.V V OH - 0.V t H(SHN), t H t H Figure 11. eceiver Propagation elays Figure 1. eceiver Enable and isable Times (except MX01/MX0/MX07) 16

17 TE V I Figure 1. eceiver Propagation elay Test Circuit CEIVE OUTPUT 0d/div 0Hz 0kHz/div Figure 1. river Output Waveform and FFT Plot of MX06/MX07/MX0, and MX09 with SL = GN, Tramitting a 0kHz Signal MX00/09 FIG-1 1MHz MX00/09 FIG-1 MX00/09 FIG-16 0d/div 0d/div 0Hz 0kHz/div 1MHz 0Hz 0kHz/div 1MHz Figure 1. river Output Waveform and FFT Plot of MX0/MX0/MX0, and MX09 with SL = V CC, Tramitting a 0kHz Signal Figure 16. river Output Waveform and FFT Plot of MX00/MX01/MX0, and MX09 with SL = Unconnected, Tramitting a 0kHz Signal components with large amplitudes are evident. Figure 1 shows the same signal displayed for a MX0/ MX0/MX0, and MX09 with SL = VCC), tramitting under the same conditio. Figure 1 s high-frequency harmonic components are much lower in amplitude, compared with Figure 1 s, and the potential for EMI is significantly reduced. Figure 16 shows the same signal displayed for a MX00/ MX01/MX0, and MX09 with SL = unconnected, tramitting under the same conditio. Figure 16 s high-frequency harmonic components are even lower. In general, a tramitter s rise time relates directly to the length of an unterminated stub, which can be driven with only minor waveform reflectio. The following equation expresses this relatiohip coervatively: Length = t ISE / ( x 1./ft) where tise is the tramitter s rise time. For example, the MX00 s rise time is typically 10, which results in excellent waveforms with a stub length up to 90 feet. system can work well with longer unterminated stubs, even with severe reflectio, if the waveform settles out before the UT samples them. 17

18 MX00/MX01/MX0/ MX0/MX06/MX07/ MX09 (FULL UPLEX) 10Ω 10Ω T IN T OUT NOTE: N ON MX00/MX0/MX06/MX09 ONL. Figure 17. Line epeater for MX00/MX01/ MX0/MX0/MX06/MX07, and MX09 in Full-uplex Mode V - V µs/div MX00/09 FIG-1 V/div 1V/div V/div Figure 1. MX00/MX01/MX0, and MX09 with SL = Unconnected, System ifferential Voltage at 0kHz riving 000 feet of Cable Low-Power Shutdown Mode (except MX0/MX0/MX0) Low-power shutdown mode is initiated by bringing both high and low. In shutdown, the devices typically draw only 1n of supply current. and may be driven simultaneously; the parts are guaranteed not to enter shutdown if is high and is low for less than 0. If the inputs are in this state for at least 600, the parts are guaranteed to enter shutdown. Enable times t H and t L in the Switching Characteristics tables assume the part was not in a lowpower shutdown state. Enable times t H(SHN) and t L(SHN) assume the parts were shut down. It takes drivers and receivers longer to become enabled from low-power shutdown mode (t H(SHN), t H(SHN) ) than from driver/receiver-disable mode (t H, t L ). river Output Protection Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature becomes excessive. Line Length vs. ata ate The S-/S- standard covers line lengths up to 000 feet. For line lengths greater than 000 feet, use the repeater application shown in Figure 17. Figures 1, 19, and 0 show the system differential voltage for the parts driving 000 feet of 6WG twistedpair wire at 1kHz into 10Ω loads. Typical pplicatio The MX0/MX0/MX0/MX09 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. Figures 1 and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 000 feet, as shown in Figure 17. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX0/MX0, and the two modes of the MX09, are more tolerant of imperfect termination. 1

19 V - V µs/div MX00/09 FIG-19 V/div 1V/div V/div Figure 19. MX0/MX0/MX0, and MX09 with SL = V CC, System ifferential Voltage at 0kHz riving 000 feet of Cable V - V 1µs/div MX00/09 FIG-0 V/div 1V/div V/div Figure 0. MX06/MX07/MX0, and MX09 with SL = GN, System ifferential Voltage at 00kHz riving 000 feet of Cable 10Ω 10Ω MX0 MX0 MX0 MX09 (HLF-UPLEX) Figure 1. Typical Half-uplex S- Network 19

20 10Ω 10Ω NOTE: N ON MX00/MX0/MX06/MX09 ONL. 10Ω 10Ω MX00 MX01 MX0 MX0 MX06 MX07 MX09 (FULL-UPLEX) Figure. Typical Full-uplex S- Network Ordering Information (continued) PT MX01CP MX01CS MX01EP MX01ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES TEMP. NGE PIN-PCKGE Plastic P SO Plastic P SO Plastic P SO Plastic P SO 1 Plastic P 1 SO 1 Plastic P 1 SO Plastic P SO Plastic P SO Plastic P SO Plastic P SO PT TEMP. NGE PIN-PCKGE MX06CP 1 Plastic P MX06CS 1 SO MX06EP 1 Plastic P MX06ES 1 SO MX07CP Plastic P MX07CS SO MX07EP Plastic P MX07ES SO MX0CP Plastic P MX0CS SO MX0EP Plastic P MX0ES SO MX09CP 1 Plastic P MX09CS 1 SO MX09EP 1 Plastic P MX09ES 1 SO Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. 0 Maxim Integrated Products, 10 San Gabriel rive, Sunnyvale, C Maxim Integrated Products Printed US is a registered trademark of Maxim Integrated Products.

21

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers 19-0; ev 0; 1/9.-Powered, 10Mbps and Slew-ate-Limited True S-8/S- Traceivers General escription The MX8, MX8, MX86, MX88, MX90, and MX91 are., low-power traceivers for S-8 and S- communication. Each part

More information

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers ILLE MX/MX/MX6/ MX/MX90/MX91.-Powered, 10Mbps and Slew-ate-Limited True S-/S- Traceivers General escription The MX, MX, MX6, MX, MX90, and MX91 are., low-power traceivers for S- and S- communication. Each

More information

Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE

Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE 9-; ev 9; 9/9 General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488,

More information

MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description

MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description General escription The MX14784E/MX14786E/ full-duplex S-485 transceivers are designed for robust communication in harsh industrial environments. ll devices feature ±35kV ES protection on the S-485 pins

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-742; Rev ; 1/7 μ ± ± μ ± μ PRT PIN- PCKGE SLEW-RTE LIMITE PKG COE MX13485EEL+T 8 μfn Yes L822-1 MX13485EES+ 8 SO Yes S8-2 MX13486EEL+T 8 μfn No L822-1 MX13486EES+ 8 SO No S8-2 TOP VIEW GN 8 7 6 5 +

More information

TOP VIEW V L GND I/O V L GND

TOP VIEW V L GND I/O V L GND 19-1847; Rev 3; 5/9 1µA, 2Mbps, Low-Voltage Level Tralators in SC7 and µdfn General Description The MAX337/ logic-level tralators are ideal for applicatio interfacing low-voltage devices to other logic

More information

Dual High-Speed 1.5A MOSFET Drivers

Dual High-Speed 1.5A MOSFET Drivers 19-132; Rev 2; 6/6 Dual High-Speed 1.A MOSFET Drivers General Description The are dual monolithic MOSFET drivers designed to tralate TTL/CMOS inputs to high voltage/current outputs. The MAX4426 is a dual

More information

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C 19-; Rev 2; 12/96 µ µ µ µ PART TEMP. RANGE PIN-PACKAGE CPA CSA EPA C to +7 C C to +7 C -4 C to +8 C 8 Plastic DIP 8 SO 8 Plastic DIP ESA -4 C to +8 C 8 SO CPA C to +7 C 8 Plastic DIP CSA C to +7 C 8 SO

More information

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers TSHEET ISL88E/8E/8E/8E/8E/86E/88E ±kv ES, V, Full Fail-Safe, /8 Unit Load, S-8/S- Transceivers FN68 ev. February, 6 The ISL88xE are icmos, ES protected, V powered, single transceivers that meet both the

More information

COM COM GND MAX4644 OFF OFF

COM COM GND MAX4644 OFF OFF 9-7; Rev ; / High-Speed, Low-Voltage, 4, General Description The is a single-pole/double-throw (SPDT) switch that operates from a single supply ranging from +.V to +.V. It provides low 4 on-resistance

More information

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References 19-123; Rev 1; 1/1 1ppm/ C, Low-Noise, +2.5V/+4.96V/+5V General Description The // are low-noise, precision voltage references with extremely low,.5ppm/ C typical temperature coefficients and excellent,

More information

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers General Description The ILX485 is low-power transceivers for RS-485 and RS- 422 communication. I contains one driver and one receiver. The driver

More information

Regulated 3.3V Charge Pump MAX679

Regulated 3.3V Charge Pump MAX679 19-1217; Rev ; 4/97 Regulated 3.3 Charge Pump General Description The step-up, regulated charge pump generates a 3.3 ±4% output voltage from a 1.8 to 3.6 input voltage (two alkaline, NiCd, or NiMH; or

More information

Precision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References

Precision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References 19-165; Rev ; 7/ Precision, Micropower, Low-Dropout, High- General Description The MAX6167 are precision, low-dropout, micropower voltage references. These three-terminal devices operate with an input

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 9-79; Rev ; 9/ SC7 Inverting Charge Pumps General Description The / monolithic, CMOS chargepump voltage inverters in the ultra-small SC7 package feature a low Ω output resistance, permitting loads up to

More information

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References 19-1613; Rev 3; 3/2 Low-Cost, Micropower, Low-Dropout, General Description The are low-cost, low-dropout (LDO), micropower voltage references. These three-terminal references are available with output

More information

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers 9-027; Rev 2; 8/02 Precision, 8-Channel/Dual 4-Channel, General Description The / precision, monolithic, CMOS analog multiplexers (muxes) offer low on-resistance (less than 0Ω), which is matched to within

More information

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package 19-1994; Rev 3; 2/3 35, Low-Voltage, SPST/SPDT General Description The low on-resistance (R ON ), low-voltage analog switches operate from a single +2.V to +5.5V supply. The / are single-pole/single-throw

More information

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR 0 INPUT. Maxim Integrated Products 1 9-79; Rev ; /3 Fast, Low-Voltage, Dual 4 SPDT General Description The are fast, dual 4 singlepole/double-throw (SPDT) analog switches that operate with supply voltages from +.8V to +.V. High switching

More information

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

Four-Channel Thermistor Temperature-to-Pulse- Width Converter 19-234; Rev ; 1/2 General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and converts them to a series of output pulses

More information

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3 19-4255; Rev 3; 7/10 8-Channel/Dual 4-Channel General Description The are 8-to-1 and dual 4-to-1 high-voltage analog multiplexers. Both devices feature 60Ω (typ) on-resistance with 0.03Ω (typ) on-resistance

More information

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv)

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv) 19-0887; Rev 7; /07 General Description The are industry-standard precision voltage references. The stable 10V output of the REF01 can be adjusted over a ±% range with minimal effect on temperature stability.

More information

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035 19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options

More information

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference 19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-4187; Rev 4; 7/1 μ μ PART AMPS PER PACKAGE PIN- PACKAGE + * TOP MARK MAX965AZK+ 1 5 SOT3 ADSI MAX965AZK/V+ 1 5 SOT3 ADSK MAX965AUA+ 1 8 μmax-ep* AABI MAX965ATA+ 1 8 TDFN-EP* BKX MAX9651AUA+ 8 μmax-ep*

More information

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages 19-2040; Rev 1; 6/01 Low-Voltage Analog Temperature Sensors General Description The precision, low-voltage, analog output temperature sensors are available in 5-pin SC70 and SOT23 packages. The devices

More information

MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487

MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487 ILLE 9-; ev 9; 9/9 MX/MX/MX/ MX MX9/MX S-/S- MX MX MX MX MX9 MX S- S- MX MX MX MX9 EMI kbps MX MX MX9 MX9 MX.Mbps μ μ MX MX MX.μ MX MX MX/MX MX MX9 MX MX MX MX MX S- S- EMI MX: ± / +. S- MXE MXE: ±k ES

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 9-704; Rev 5; /09 Improved Precision Micropower General Description The is a precision two-terminal shunt mode, bandgap voltage reference with a fixed reverse breakdown voltage of.225v. Ideal for space-critical

More information

Compact, Dual-Output Charge Pump

Compact, Dual-Output Charge Pump 9-7; Rev ; 7/97 Compact, Dual-Output Charge Pump General Description The is a CMOS charge-pump DC-DC converter in an ultra-small µmax package. It produces positive and negative outputs from a single positive

More information

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay 19-1122; Rev 3; 12/05 4-Pin µp oltage Monitors with Pin-Selectable General Description The microprocessor (µp) supervisory circuits monitor power supplies in µp and digital systems. They provide excellent

More information

9A HIGH-SPEED MOSFET DRIVERS

9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS 9A HIGH-SPEED MOSFET DRIVERS FEATURES Tough CMOS Construction High Peak Output Current.................. 9A High Continuous Output Current........ 2A Max Fast Rise and Fall

More information

2Ω, Quad, SPST, CMOS Analog Switches

2Ω, Quad, SPST, CMOS Analog Switches 9-73; Rev ; 4/ 2Ω, Quad, SPST, CMOS Analog Switches General Description The // quad analog switches feature.6ω max on-resistance (R ) when operating from a dual ±5V supply. R is matched between channels

More information

Monolithic CMOS Analog Multiplexers

Monolithic CMOS Analog Multiplexers 19-008; Rev 3; 9/01 Monolithic CMOS Analog Multiplexers General escription Maxim s and are monolithic CMOS analog multiplexers (muxes): the is a single 8-channel (1-of-8) mux, and the is a differential

More information

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance

More information

with Manual Reset and Watchdog Timer

with Manual Reset and Watchdog Timer General Description The MAX6821 MAX6825 are low-voltage microprocessor (µp) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package.

More information

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs 9-396; Rev. ; 5/95 Low-Voltage, 8-Channel/Dual 4-Channel General Description The are low-voltage, CMOS, -of-8 and dual 4-channel muxes with latchable digital inputs. They feature low-voltage operation

More information

74ALVCH bit universal bus transceiver (3-State)

74ALVCH bit universal bus transceiver (3-State) INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive

More information

Octal 3-State Noninverting Transparent Latch

Octal 3-State Noninverting Transparent Latch SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;

More information

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage

More information

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs November 1992 Revised April 2005 74HC245 Octal Bidirectional Traceiver with 3-STATE Outputs General Description The HC245 is an advanced high speed CMOS octal bus traceiver fabricated with silicon gate

More information

Ultra-Low-Power Series Voltage Reference

Ultra-Low-Power Series Voltage Reference 19-257; Rev 2; 3/5 Ultra-Low-Power Series Voltage Reference General Description The micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin

More information

TC74HC7292AP,TC74HC7292AF

TC74HC7292AP,TC74HC7292AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC7292AP,TC74HC7292AF Programmable Divider/Timer The TC74HC7292A is a high speed CMOS PROGRAMMABLE DIVIDER/TIMER fabricated with silicon gate

More information

N.C. OUT. Maxim Integrated Products 1

N.C. OUT. Maxim Integrated Products 1 19-2892; Rev 2; 11/6 Ultra-Low-Power Precision Series General Description The MAX629 micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin

More information

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches 19-652; Rev ; 9/11 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate

More information

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER HIGH SPEED: t PD = 14 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL

More information

5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED

5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED 19-2227; Rev 1; 12/01 +2.7V SPI TM QSPI TM MICROWIRE TM 7 2.7V MAX6950 5 7 40 MAX6951 8 7 64 16 (0-9 A-F) RAM 16 7 EMI ( 1 8 ) 26MHz SPI/QSPI/MICROWIRE +2.7V 16 / EMI 75µA ( ) 16 QSOP PART TEMP. RANGE

More information

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer Low Voltage 1-of-8 Decoder/Demultiplexer General Description The LVQ138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding.

More information

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance

More information

Low Voltage 2-1 Mux, Level Translator ADG3232

Low Voltage 2-1 Mux, Level Translator ADG3232 Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 9-2266; Rev 2; 6/3 3ppm/ C, Low-Power, Low-Dropout General Description The high-precision, low-power, low-dropout voltage reference features a low 3ppm/ C (max) temperature coefficient and a low dropout

More information

Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References

Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References 19-777; Rev 3; /01 General Description The /MAX6021/MAX6025/MAX6030/MAX601/ MAX605/ precision, low-dropout, micropower voltage references are available in miniature SOT23-3 surface-mount packages. They

More information

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board deity of 3-STATE buffers/ drivers employed as memory-address

More information

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4Bit Counters Description: The NTE40160B (Decade w/asynchronous Clear), NTE40161B (Binary w/asynchronous Clear),

More information

MAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP

MAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP 9-47; Rev ; 4/99 µ µ PART EEE MAX22EEE TOP IEW TEMP. RANGE -4 C to + C -4 C to + C PIN-PACKAGE 6 PQSOP 6 PQSOP /MAX22 6 2 SHDN (D) CTRL (D) 4 6 7 MAX22 4 2 RAMP+ (N.C.) RAMP- (N.C.) 9 N.C. PQSOP GROUND

More information

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1 19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.

More information

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS TECHNICAL DATA IW4040B 2-Stage Binary Ripple Counter High-oltage Silicon-Gate CMOS The IW4040B is ripple-carry binary counter. All counter stages are masterslave flip-flops. The state of a counter advances

More information

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

DS34C87T CMOS Quad TRI-STATE Differential Line Driver DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all

More information

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers 9-27; Rev 3; 3/ Precision, 6-Channel/Dual 8-Channel, General Description The MA36/MA37 precision, monolithic, CMOS analog multiplexers (muxes) offer low on-resistance (less than Ω), which is matched to

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

Period/Frequency Output

Period/Frequency Output / General Description The / are low-cost, low-current temperature sensors with a single-wire output. The converts the ambient temperature into a square wave with a period proportional to absolute temperature

More information

Presettable Counters High-Performance Silicon-Gate CMOS

Presettable Counters High-Performance Silicon-Gate CMOS TECHNICAL DATA IN74HC1A Presettable Counters High-Performance Silicon-Gate CMOS The IN74HC1A is identical in pinout to the LS/ALS1. The device inputs are compatible with standard CMOS outputs; with pullup

More information

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register TECHNICAL DATA IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register High-Performance Silicon-Gate CMOS The IN74HC164 is identical in pinout to the LS/ALS164. The device inputs are compatible with

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high

More information

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS 1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,

More information

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical

More information

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs 74LCX841 Low oltage 10-Bit Traparent Latch with 5 Tolerant Inputs and Outputs General Description The LCX841 coists of ten latches with 3-STATE outputs for bus organized system applicatio. The device is

More information

Switched-Capacitor Voltage Doublers

Switched-Capacitor Voltage Doublers 9-; Rev 3; / Switched-Capacitor Voltage Doublers General Description The ultra-small / monolithic, CMOS charge-pump voltage doublers accept input voltages ranging from +.V to +.V. Their high voltage-conversion

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard

More information

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer Dual Ultra-Low-oltage SOT23 µp Supervisors with General Description The 6826 6831 are ultra-low-voltage microprocessor (µp) supervisory circuits designed to monitor two power supplies and have manual reset

More information

Hex inverting Schmitt trigger with 5 V tolerant input

Hex inverting Schmitt trigger with 5 V tolerant input Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible

More information

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Features Low On capacitance, 3.7pF (typical) Low On resistance, 6.5Ω (typical) Low power consumption (1µA maximum) 10µA maximum I CCT over and expanded

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR 0 INPUT. Maxim Integrated Products 1 9-; Rev ; / Low-Voltage, Single-Supply General Description The are precision, dual analog switches designed to operate from a single +.7V to +V supply. Low power consumption (µw) makes these parts ideal

More information

LOW HIGH OFF ON. Maxim Integrated Products 1

LOW HIGH OFF ON. Maxim Integrated Products 1 9-79; Rev ; /07 Low-Voltage, Quad, SPST General Description The MAX0/MAX/MAX are quad, low-voltage, single-pole/single-throw (SPST) analog switches. On-resistance (00Ω, max) is matched between switches

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

Improved, SPST/SPDT Analog Switches

Improved, SPST/SPDT Analog Switches 9-0; Rev 2; 2/96 Improved, PT/PT nalog witches General escription Maxim s redesigned G7/G/G9 precision, CMO, monolithic analog switches now feature guaranteed on-resistance matching (3Ω max) between switches

More information

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with

More information

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers General Description The / are single : and dual : CMOS analog multiplexers/demultiplexers (muxes/ demuxes). Each mux operates from a single +.V to +V supply or dual ±.V supplies. These devices feature.ω

More information

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC574F/FW/FT/FK TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK Octal -Type Flip Flop with 3-State Output The TC74VHC574 is advanced high

More information

TC74HC373AP,TC74HC373AF,TC74HC373AFW

TC74HC373AP,TC74HC373AF,TC74HC373AFW TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC373AP/AF/AFW TC74HC373AP,TC74HC373AF,TC74HC373AFW Octal D-Type Latch with 3-State Output The TC74HC373A is a high speed CMOS OCTAL LATCH

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00 TECHNICAL DATA IW027B Dual JK Flip-Flop The IW027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and traferred

More information

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74VHCT373A Octal D-Type Latch with 3-STATE Outputs Octal D-Type Latch with 3-STATE Outputs General Description The VHCT373A is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

GTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls

GTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls August 1998 Revised January 2005 GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Traceiver with High Drive GTLP and Individual Byte Controls General Description The GTLP16T1655 is a 16-bit universal bus traceiver

More information

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The

More information

TC74HC74AP,TC74HC74AF,TC74HC74AFN

TC74HC74AP,TC74HC74AF,TC74HC74AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC74AP/AF/AFN TC74HC74AP,TC74HC74AF,TC74HC74AFN Dual D-Type Flip Flop Preset and Clear The TC74HC74A is a high speed CMOS D FLIP FLOP fabricated

More information

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND 19-4120; Rev 0; 5/08 Ω Ω μ TOP VIEW DIN VDD GND (RGND) VNN 36 35 34 33 32 31 30 29 28 27 26 25 PART BED RESISTORS SECOND SOURCE PIN- PACKAGE CXZ+* No 26 CSBGA CQI+ No HV2203PJ-G 28 PLCC CCM+* No HV2203FG-G

More information

MM74C93 4-Bit Binary Counter

MM74C93 4-Bit Binary Counter MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary

More information

CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC

CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC 9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with

More information

3-Pin Microprocessor Reset Circuits

3-Pin Microprocessor Reset Circuits 19-0344; Rev 6; 12/05 3-Pin Microprocessor Reset Circuits General Description The MAX803/MAX809/MAX810 are microprocessor (µp) supervisory circuits used to monitor the power supplies in µp and digital

More information

MM74C73 Dual J-K Flip-Flops with Clear and Preset

MM74C73 Dual J-K Flip-Flops with Clear and Preset MM74C73 Dual J-K Flip-Flops with Clear and Preset General Description The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits cotructed with N- and P-channel enhancement

More information

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver 74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver 74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board deity of 3-STATE buffers/ drivers

More information

10Ω, Quad, SPST, CMOS Analog Switches

10Ω, Quad, SPST, CMOS Analog Switches -; Rev ; / Ω, Quad, SPST, MOS nalog Switches General Description Maxim s MX/MX/MX analog switches feature low on-resistance (Ω max) and.ω on-resistance matching between channels. These switches conduct

More information

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed

More information

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

MM54HC244 MM74HC244 Octal TRI-STATE Buffer MM54HC244 MM74HC244 Octal TRI-STATE Buffer General Description These TRI-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed noninverting buffers They possess

More information