EM42BM1684RBA. Revision History. Revision 0.1 (Dec. 2010) - First release. Dec /23
|
|
- Gwenda Lyons
- 5 years ago
- Views:
Transcription
1 Revision History EM42BM684RBA Revision. (Dec. 2) - First release. Dec. 2 /23
2 EM42BM684RBA 52Mb (8M 4Bank 6) Double DATA RATE SDRAM Features Internal Double-Date-Rate architecture with 2 Accesses per clock cycle. VDD/VDDQ= 2.5V ±.2V 2.5V SSTL-2 compatible I/O Burst Length (B/L) of 2, 4, 8 2.5,3 Clock read latency Bi- directional, intermittent data strobe (DQS) All inputs except data and DM are sampled at the positive edge of the system clock. Data Mask (DM) for write data Sequential & Interleaved Burst type available Auto Precharge option for each burst accesses DQS edge-aligned with data for Read cycles DQS center-aligned with data for Write cycles DLL aligns DQ/DQS transitions with CLK transition Auto Refresh and Self Refresh 8,92 Refresh Cycles / 64ms Description The EM42BM684RBA is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 536,87,92 bits which organized as 8Meg words x 4 banks by 6 bits. The 52Mb DDR SDRAM uses double data rate architecture to accomplish high-speed operation. The data path internally pre-fetches multiple bits and It transfers the data for both rising and falling edges of the system clock. It means the doubled data bandwidth can be achieved at the I/O pins. Available packages: FBGA 6ball. Ordering Information Part No Organization Max. Freq Package Grade Pb EM42BM684RBA-6F 32M X 6 FBGA-6 Commercial Free EM42BM684RBA-5F 32M X 6 FBGA-6 Commercial Free EM42BM684RBA-6FE 32M X 6 FBGA-6 Extended Free EM42BM684RBA-5FE 32M X 6 FBGA-6 Extended Free Dec. 2 2/23
3 EM42BM684RBA Parts Naming Rule * EOREX reserves the right to change products or specification without notice. Dec. 2 3/23
4 EM42BM684RBA Pin Assignment VSSQ DQ5 VSS A VDD DQ VDDQ DQ4 VDDQ DQ3 B DQ2 VSSQ DQ DQ2 VSSQ DQ C DQ4 VDDQ DQ3 DQ VDDQ DQ9 D DQ6 VSSQ DQ5 DQ8 VSSQ UDQS E LDQS VDDQ DQ7 VREF VSS UDM F LDM VDD NC CK /CK G /WE /CAS A2 CKE H /RAS /CS A A9 J BA BA A8 A7 K A A/AP A6 A5 L A2 A A4 VSS M VDD A3 6ball FBGA Dec. 2 4/23
5 EM42BM684RBA Pin Description (Simplified) Pin Name Function G2, G3 CLK,/CLK (System Clock) Clock input active on the Positive rising edge except for DQ and DM are active on both edge of the DQS. CLK and /CLK are differential clock inputs. H8 H3 /CS CKE (Chip Select) /CS enables the command decoder when L and disable the command decoder when H. The new commands are over- Looked when the command decoder is disabled but previous operation will still continue. (Clock Enable) Activates the CLK when H and deactivates when L. When deactivate the clock, CKE low signifies the power down or self refresh mode. K7,L8,L7,M8,M2,L3, L2,K3,K2,J3,K8,J2,H2 A~A2 J8, J7 BA, BA (Address) Row address (A to A2) and Column address (CA to CA9) are multiplexed on the same pin. CA defines auto precharge at Column address. (Bank Address) Selects which bank is to be active. H7 G8 G7 /RAS /CAS /WE (Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS L. Enables row access & pre-charge. (Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. E7, E3 LDQS/UDQS F7, F3 LDM/UDM A8,B9,B7,C9,C7, D9,D7,E9,E,D3, DQ~DQ5 D,C3,C,B3,B,A2 A7,F8,M7/A3,F2,M3 A9,B2,C8,D2,E8/ A,B8,C2,D8,E2 F9 F VDD/VSS VDDQ/VSSQ NC/RFU VREF (Data Input/Output) Data Inputs and Outputs are synchronized with both edges of DQS. (Data Input/Output Mask) DM controls data inputs. LDM corresponds to the data on DQ~DQ7.UDM corresponds to the data on DQ8~DQ5. (Data Input/Output) Data inputs and outputs are multiplexed on the same pin. (Power Supply/Ground) VDD and VSS are power supply pins for internal circuits. (Power Supply/Ground) VDDQ and VSSQ are power supply pins for the output buffers. (No Connection/Reserved for Future Use) This pin is recommended to be left No Connection on the device. (Input) SSTL-2 Reference voltage for input buffer. Dec. 2 5/23
6 EM42BM684RBA Absolute Maximum Rating Symbol Item Rating Units VIN, VOUT Input, Output Voltage - ~ +3.6 V VDD, VDDQ Power Supply Voltage - ~ +3.6 V TOP Operating Temperature Range Commercial ~ +7 Extended -25 ~ +85 C TSTG Storage Temperature Range -55 ~ +5 C PD Power Dissipation.6 W IOS Short Circuit Current 5 ma Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Capacitance (VCC=2.5V, f=mhz, TA=25 C) Symbol Parameter Min. Typ. Max. Units CCLK Clock Capacitance(CLK,/CLK) 2-3 pf CI Input Capacitance for CKE, Address, /CS, /RAS, /CAS, /WE 2-3 pf CO DM,Data&DQS Input/Output Capacitance 4-5 pf Recommended DC Operating Conditions (TA=- C ~+7 C) Symbol Parameter Min. Typ. Max. Units Note VDD Power Supply Voltage V VDDQ Power Supply Voltage (for I/O Buffer) V VREF I/O Reference Voltage.49 VDDQ -.5 VDDQ V VTT I/O Termination Voltage VREF-.4 - VREF+.4 V VIH Input Logic High Voltage VREF+.5 - VDDQ+.3 V VIL Input Logic Low Voltage VREF-.5 V Dec. 2 6/23
7 EM42BM684RBA Recommended DC Operating Conditions (VDD=2.5V±.2V, TA= C ~ 7 C) Symbol Parameter Test Conditions Max Units IDD Operating Current (Note ) Burst length=2, trc trc(min.), IOL=mA, One bank active 2 8 ma IDD2P Precharge Standby Current Power Down Mode CKE VIL(max.), tck=min ma IDD2N Precharge Standby Current (All banks idle) CKE VIL(min.), tck=min, /CS VIH(min.) Input signals are changed once per clock cycle 5 45 ma IDD3P Active Standby Current (Power Down Mode) CKE VIL(max.), tck=min 3 25 ma IDD3N Active Standby Current (Non-power Down Mode) CKE VIH(min.), tck=min, /CS VIH(min.) Input signals are changed once per clock cycle 6 5 ma IDD4 Operating Current (Burst Mode) (Note 2) tck tck(min.), IOL=mA, READ 85 All banks active WRITE 85 ma IDD5 Refresh Current (Note 3) trc trfc (min.), All banks active 5 3 ma IDD6 Self Refresh Current CKE.2V 5 5 ma *All voltages referenced to VSS. Note : IDD depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during tck (min.) Note 2: IDD4 depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during tck (min.) Note 3: Min. of trfc (Auto refresh Row Cycle Times) is shown at AC Characteristics. Dec. 2 7/23
8 Recommended DC Operating Conditions (Continued) EM42BM684RBA Symbol Parameter Test Conditions Min. Max. Units IIL Input Leakage Current VI VDDQ, VDDQ=VDD All other pins not under test=v ua IOL Output Leakage Current VO VDDQ, DOUT is disabled ua VOH High Level Output Voltage IO=-6.8mA.95 - V VOL Low Level Output Voltage IO=+6.8mA -.35 V Dec. 2 8/23
9 EM42BM684RBA Block Diagram DM Auto/Self Refresh Counter A DQM Control CLK, /CLK A A2 A3 A4 A5 A6 A7 A8 A9 A A A2 Address Register Row Add. Buffer Row Decoder Memory Array S/ A & I/ O Gating Col. Decoder CLK, /CLK DQS Generator Driver Write FIFO DLL BA BA Col. Add. Buffer Receiver Data In Data Out Mode Register Set Col Add. Counter Burst Counter DIO Timing Register DQS /CLK CLK CKE /CS / RAS / CAS /WE DM DQS Dec. 2 9/23
10 EM42BM684RBA AC Operating Test Conditions (VDD=2.5V±.2V, TA= C ~7 C) AC Operating Test Characteristics (VDD=2.5V±.2V, TA= C ~7 C) Symbol -5-6 Parameter Units Min. Max. Min. Max. t DQCK DQ output access from CLK,/CLK ns t DQSCK DQS output access from CLK,/CLK ns t CL,t CH CL low/high level width t CK t CK Clock Cycle Time CL= CL= t DH,t DS DQ and DM hold/setup time ns t DIPW t HZ,t LZ t DQSQ t DQSS DQ and DM input pulse width for each input Data out high/low impedance time from CLK,/CLK DQS-DQ skew for associated DQ signal Write command to first latching DQS transition ns ns ns ns t CK t DSL,t DSH DQS input valid window t CK t MRD Mode Register Set command cycle time t CK t WPRES Write Preamble setup time - - ns t WPRE Write Preamble t CK t WPST Write Postamble t CK t IH,t IS Address/control input hold/setup time (fast slew rate) ns t RPRE Read Preamble.9. t CK Dec. 2 /23
11 EM42BM684RBA AC Operating Test Characteristics (Continued) (VDD=2.5V±.2V, TA= C ~7 C) Symbol Parameter -5-6 Min. Max. Min. Max. Units trpst Read Postamble tck tras trc trfc trcd trp Active to Precharge command period Active to Active command period Auto Refresh Row Cycle Time Active to Read or Write delay Precharge command period 4 7k 42 7k ns ns ns ns ns twr Write recover time ns trrd tipw trap Active bank A to B command period Control & Address Input width Active to READ with Auto Precharge command ns ns ns trpre DQS read preamble tck twtr Internal write to read command delay tck txsnr Exit self Refresh to non-read command ns txsrd Exit self Refresh to read command tck trefi Average periodic refresh interval us Dec. 2 /23
12 EM42BM684RBA Simplified State Diagram Dec. 2 2/23
13 . Command Truth Table Command Symbol CKE n- N /CS /RAS /CAS /WE BA, BA EM42BM684RBA A A2~A Ignore Command DESL H X H X X X X X X No Operation NOP H X L H H H X X X Burst Stop BSTH H X L H H L X X X Read READ H X L H L H V L V Read with Auto Pre-charge READA H X L H L H V H V Write WRIT H X L H L L V L V Write with Auto Pre-charge WRITA H X L H L L V H V Bank Activate ACT H X L L H H V V V Pre-charge Select Bank PRE H X L L H L V L X Pre-charge All Banks PALL H X L L H L X H X Mode Register Set MRS H X L L L L OP Code Extended MRS EMRS H X L L L L OP Code H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input 2. CKE Truth Table Item Command Symbol CKE n- n /CS /RAS /CAS /WE Addr. Idle CBR Refresh Command REF H H L L L H X Idle Self Refresh Entry SELF H L L L L H X - L H L H H H X Self Refresh Self Refresh Exit - L H H X X X X Idle Power Down Entry - H L X X X X X Power Down Power Down Exit - L H X X X X X H = High level, L = Low level, X = High or Low level (Don't care) Dec. 2 3/23
14 EM42BM684RBA 3. Operative Command Table Current State /CS /R /C /W Addr. Command Action H X X X X DESL NOP L H H H X NOP NOP L H H L X TERM NOP L H L X BA/CA/A READ/WRIT/BW ILLEGAL (Note ) Idle L L H H BA/RA ACT Bank active,latch RA Row Active Read L L H L BA, A PRE/PREA NOP(Note 3) L L L H X REFA Auto refresh(note 4) L L L L Op-Code, Mode-Add MRS Mode register H X X X X DESL NOP L H H H X NOP NOP L H H L BA/CA/A READ/READA Begin read,latch CA, Determine auto-precharge L H L L BA/CA/A WRIT/WRITA Begin write,latch CA, Determine auto-precharge L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA/A PRE/PREA Precharge/Precharge all L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(Continue burst to end) L H H H X NOP NOP(Continue burst to end) L H H L X TERM Terminal burst Terminate burst,latch CA, Begin new L H L H BA/CA/A READ/READA read, Determine Auto-precharge Write L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA, A PRE/PREA Terminate burst, PrecharE L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(Continue burst to end) L H H H X NOP NOP(Continue burst to end) L H H L X TERM ILLEGAL Terminate burst with DM= H,Latch L H L H BA/CA/A READ/READA CA,Begin read,determine auto-precharge (Note 2) L H L L BA/CA/A WRIT/WRITA Terminate burst,latch CA,Begin new write, Determine auto-precharge (Note 2) L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA, A PRE/PREA Terminate burst with DM= H, Precharge L L L H X REFA ILLEGAL L L L L Op-Code, MRS ILLEGAL Dec. 2 4/23
15 3. Operative Command Table (Continued) Current State Read with AP Write with AP Pre-charging Row Activating /CS /R /C /W Addr. Command Action EM42BM684RBA H X X X X DESL NOP(Continue burst to end) L H H H X NOP NOP(Continue burst to end) L H H L BA/CA/A TERM ILLEGAL L H L X BA/RA READ/WRITE ILLEGAL (Note ) L L H H BA/A ACT ILLEGAL (Note ) L L H L X PRE/PREA ILLEGAL (Note ) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(Continue burst to end) L H H H X NOP NOP(Continue burst to end) L H H L X TERM ILLEGAL L H L X BA/CA/A READ/WRITE ILLEGAL (Note ) L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA/A PRE/PREA ILLEGAL (Note ) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(idle after trp) L H H H X NOP NOP(idle after trp) L H H L X TERM NOP L H L X BA/CA/A READ/WRITE ILLEGAL (Note ) L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA/A PRE/PREA NOP(idle after trp) (Note 3) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(Row active after trcd) L H H H X NOP NOP(Row active after trcd) L H H L X TERM NOP L H L X BA/CA/A READ/WRITE ILLEGAL (Note ) L L H H BA/RA ACT ILLEGAL (Note ) L L H L BA/A PRE/PREA ILLEGAL (Note ) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge Dec. 2 5/23
16 EM42BM684RBA 3. Operative Command Table (Continued) Current State /CS /R /C /W Addr. Command Action H X X X X DESL NOP L H H H X NOP NOP L H H L X TERM NOP L H L H BA/CA/A READ ILLEGAL(Note ) Write L H L L BA/CA/A WRIT/WRITA New write, Determine AP Recovering L L H H BA/RA ACT ILLEGAL (Note ) Refreshing L L H L BA/A PRE/PREA ILLEGAL (Note ) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H X X X X DESL NOP(idle after trp) L H H H X NOP NOP(idle after trp) L H H L X TERM NOP L H L X BA/CA/A READ/WRIT ILLEGAL L L H H BA/RA ACT ILLEGAL L L H L BA/A PRE/PREA NOP(idle after trp) L L L H X REFA ILLEGAL L L L L Op-Code, Mode-Add MRS ILLEGAL H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge Note : ILLEGAL to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank. Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements. Note 3: NOP to bank precharging or in idle state.may precharge bank indicated by BA. Note 4: ILLEGAL of any bank is not idle. Dec. 2 6/23
17 EM42BM684RBA 4. Command Truth Table for CKE Current State C KE /CS /R /C /W Addr. Action H X X X X X X INVALID L H H X X X X Exist Self-Refresh L H L H H H X Exist Self-Refresh Self Refresh L H L H H L X ILLEGAL L H L H L X X ILLEGAL L H L L X X X ILLEGAL L L X X X X X NOP(Maintain self refresh) H X X X X X X INVALID L H H X X X X Exist Power down Both bank L H L H H H X Exist Power down precharge L H L H H L X ILLEGAL power down L H L H L X X ILLEGAL L H L L X X X ILLEGAL L L X X X X X NOP(Maintain Power down) H H X X X X X Refer to function true table H L H X X X X Enter power down mode(note 3) H L L H H H X Enter power down mode(note 3) H L L H H L X ILLEGAL All Banks H L L H L X X ILLEGAL Idle H L L L H H RA Row active/bank active Any State Other than Listed above H L L L L H X Enter self-refresh(note 3) H L L L L L Op-Code Mode register access H L L L L L Op-Code Special mode register access L X X X X X X Refer to current state H H X X X X X Refer to command truth table H = High level, L = Low level, X = High or Low level (Don't care) Notes : After CKE s low to high transition to exist self refresh mode.and a time of t RC (min) has to be Elapse after CKE s low to high transition to issue a new command. Notes 2: CKE low to high transition is asynchronous as if restarts internal clock. Notes 3: Power down and self refresh can be entered only from the idle state of all banks. Dec. 2 7/23
18 EM42BM684RBA The Sequence of Power-Up and Initialization The following sequence is required for Power-Up and Initialization.. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.) - Apply VDD before or at the same time as VDDQ. - Apply VDDQ before or at the same time as VTT & VREF. 2. Start clock and maintain stable condition for a minimum of 2us. 3. The minimum of 2us after stable power and clock (CLK, CLK), apply NOP & take CKE high. 4. Precharge all banks. 5. Issue EMRS to enable DLL. (To issue DLL Enable command, provide Low to A, High to BA and Low to all of the rest address pins, A~A2 and BA) 6. Issue a mode register set command for DLL reset. The additional 2 cycles of clock input is required to lock the DLL. (To issue DLL reset command, provide High to A8 and Low to BA) 7. Issue precharge commands for all banks of the device. 8. Issue 2 or more auto-refresh commands. 9. Issue a mode register set command to initialize device operation. Note Every DLL enable command resets DLL. Therefore sequence 6 can be skipped during power up. Instead of it, the additional 2 cycles of clock input is required to lock the DLL after enabling DLL. Dec. 2 8/23
19 EM42BM684RBA Mode Register Definition Mode Register Set The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The defaults value of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA ( The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register. ) The state of the address pins A-A2 in the same cycle as /CS, /RAS, /CAS, /WE and BA going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation. Dec. 2 9/23
20 EM42BM684RBA Address input for Mode Register Set BA BA A2 A A A9 A8 A7 A6 A5 A4 A3 A2 A A MRS RFU* DLL TM CAS Latency BT Bust Length *RFU: Reserved for Future Use An ~ A BA DLL Rest A8 Mode A7 Burst Type A3 MRS cycle No Normal Sequential EMRS Yes Test Interleave CAS Latency Reserve Reserve Reserve 3 Reserve Reserve 2.5 Reserve A6 A5 A4 Burst Latency Reserve Reserve Reserve Reserve Reserve A2 A A Dec. 2 2/23
21 EM42BM684RBA Burst Type (A3) Burst Length A2 A A Sequential Addressing Interleave Addressing 2 X X X X X X X X *Page length is a function of I/O organization and column addressing DLL Enable / Disable The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation ( upon existing Self Refresh Mode, the DLL is enable automatically. ) Any time the DLL is enabled, 2 clock cycles must occur before a READ command can be issued. Output Drive Strength The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments. Dec. 2 2/23
22 EM42BM684RBA Extended Mode Register Set ( EMRS ) The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA ( The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register. ) The state of address pins A-A and BA in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A is used for DLL enable or disable. High on BA is used for EMRS. All the other address pins except A and BA must be set to low for proper EMRS operation. BA BA A2 A A A9 A8 A7 A6 A5 A4 A3 A2 A A MRS RFU* I/O DLL *RFU: Reserved for Future Use Must be set to An ~ A BA I/O Strength A DLL Enable A MRS cycle Full Enable EMRS Half Disable Dec. 2 22/23
23 EM42BM684RBA Package Description Dec. 2 23/23
EM48AM3284LBB. Revision History. Revision 0.1 (May. 2010) - First release.
Revision History Revision 0.1 (May. 2010) - First release. Revision 0.2 (Sep. 2010) - Delete CL=2 parameters - Input Leakage Current = -2μA ~ +2μA - Change Supply Voltage Rating = -0.5 ~ +2.3 - Delete
More informationeorex EM48AM3284LBA Revision History Revision 0.1 (Jul. 2006) - First release. Revision 0.2 (Aug. 2007).. - Add IDD6 PASR Spec.
Revision History Revision 0.1 (Jul. 2006) - First release. Revision 0.2 (Aug. 2007).. - Add IDD6 PASR Spec.(page 7) Revision 0.3 (Dec. 2007).. - TRCD: improved from 30ns to 22.5ns - TRC: improved from
More information256M (16Mx16bit) Hynix SDRAM Memory
256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O 256M (16Mx16bit) Hynix SDRAM Memory Memory Cell Array - Organized as 4banks of 4,194,304 x 16 This document is a general product description and is subject
More information256M (16Mx16bit) Hynix SDRAM Memory
256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O 256M (16Mx16bit) Hynix SDRAM Memory Memory Cell Array - Organized as 4banks of 4,194,304 x 16 This document is a general product description and is subject
More information512K x 32 Bit x 4 Banks Synchronous DRAM
SDRAM FEATURES 512K x 32 Bit x 4 Banks Synchronous DRAM ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs
More informationBALL CONFIGURATION (TOP VIEW) (BGA 90, 8mmX13mmX1.0mm Body, 0.8mm Ball Pitch) A DQ26 DQ24 VSS VDD DQ23 DQ21 B DQ28 VDDQ VSSQ VDDQ VSSQ DQ19
Mobile SDRAM 4M x 32 Bit x 4 Banks Mobile Synchronous DRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2,
More informationBS4M16A. 4M x 16 Bit SDRAM ORDERING INFORMATION GENERAL DESCRIPTION FEATURES. Revision: 5.0 1/46
4M x 16 Bit SDRAM ORDERING INFORMATION Part Number Max Freq. Package Comments BS4M16A-6TC 166MHz 54 TSOP II Pb-free BS4M16A-6TI 166MHz 54 TSOP II Pb-free BS4M16A-6BC 166MHz 54 FBGA Pb-free BS4M16A-6BI
More information1M x 16 Bit x 4 Banks
SDRAM 1M x 16 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs
More informationPOWER-UP SEQUENCE AND DEVICE INITIALIZATION
1. Power-Up Sequence 2. Burst Read and Burst Write 3. Burst Read followed by Burst Read 4. Burst Write followed by Burst Write 5. Burst Read followed by Burst Write 6. Burst Write followed by Burst Read
More information64Mb Synchronous DRAM Specification
Specification P2V64S2DTP P2V64S3DTP P2V64S4DTP Deutron Electronics Corp. 8F, 68, SEC. 3, NANKING E. RD., TAIPEI 4, TAIWAN, R. O. C. TEL : 886-2-257-7768 FA : 886-2-257-4575 http: // www.deutron.com.tw
More informationADVANCED. 16M (2-Bank x 524,288-Word x 16-Bit) Synchronous DRAM FEATURES OPTIONS GENERAL DESCRIPTION. APR (Rev.2.9)
ADVANCED 16M (2-Bank x 524,288-Word x 16-Bit) Synchronous DRAM FEATURES OPTIONS GENERAL DESCRIPTION APR. 2007 (Rev.2.9) F D Read (READ) [RAS = H, CAS = L, WE = H] Write (WRITE) [RAS = H, CAS =WE = L] Chip
More informationGENERAL DESCRIPTION z JEDEC standard 3.3V power supply. 2 x 524,288 words by 16 bits, fabricated with z MRS cycle with address key programs
512K x 16Bit x 2Banks Synchronous DRAM M12L16161A FEATURES GENERAL DESCRIPTION z JEDEC standard 3.3V power supply The M12L16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as z
More informationCover Sheet and Revision Status. 發行人 (Rev.) 變更說明 Jul New issue Hank Lin
Cover Sheet and Revision Status 版別 DCC 生效日 變更說明 發行人 (Rev.) No (Eff. Date) (Change Description) (Originator) 1.0 20180020 Jul. 30-2018 New issue Hank Lin 1. DDR3 Sync DRAM Features:... 1 2. Ball Assignments
More informationDQML /WE /CA S /RA S /CS BA0 BA1 A10(AP) A0 A1 A2 A3. tck3 Clock Cycle time(min.) 6/7 ns tac3 Access time from CLK(max.) 5/5.4 ns
8Mega x 16 Synchronous DRAM (SDRAM) (Rev 1.6, 02/2007) Features Fast access time from clock: 5/5.4 ns Fast clock rate: 166/143 MHz Fully synchronous operation Internal pipelined architecture 2M word x
More informationDDR II SDRAM. Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.
DDR II SDRAM 2M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard V DD = 1.8V ± 0.1V, V DDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional
More informationSRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION
DESCRIPTION SRM2264L10/12 CMOS 64K-BIT STATIC RAM Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous The SRM2264L10/12 is an 8,192-word 8-bit asynchronous, static, random access
More informationHYB39SC128800FE HYB39SC128160FE HYI39SC128800FE HYI39SC128160FE
June 2007 HYB39SC128800FE HYB39SC128160FE HYI39SC128800FE HYI39SC128160FE Green Product SDRAM Internet Data Sheet Rev. 1.12 HYB39SC128800FE, HYB39SC128160FE, HYI39SC128800FE, HYI39SC128160FE Revision History:
More informationBi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation. On-chip DLL
DDR II SDRAM 8M x 16 Bit x 8 Banks DDR II SDRAM Features JEDEC Standard V DD = 1.8V ± 0.1V, V DDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional
More informationHYB18T512400B[C/F] HYB18T512800B[C/F] HYB18T512160B[C/F]
May 2007 HYB18T512400B[C/F] HYB18T512800B[C/F] HYB18T512160B[C/F] DDR2 SDRAM RoHS Compliant Products Internet Data Sheet Rev. 1.1 HYB18T512400B[C/F], HYB18T512160B[C/F], HYB18T512800B[C/F] Revision History:
More informationDQ0 DQ1 DQ2 DQ3 NC WE# RAS# A0 A1 A2 A3 A4 A5. x = speed
DRAM MT4LCME1, MT4LCMB6 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/dramds.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x pinout,
More informationLH5P832. CMOS 256K (32K 8) Pseudo-Static RAM
LH5P832 CMOS 256K (32K 8) Pseudo-Static RAM FEATURES 32,768 8 bit organization Access time: 100/120 ns (MAX.) Cycle time: 160/190 ns (MIN.) Power consumption: Operating: 357.5/303 mw Standby: 16.5 mw TTL
More informationLH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS
LH5P8128 FEATURES 131,072 8 bit organization Access times (MAX.): 60/80/100 ns Cycle times (MIN.): 100/130/160 ns Single +5 V power supply Power consumption: Operating: 572/385/275 mw (MAX.) Standby (CMOS
More informationDouble DATA RATE 3 SDRAM AC Timing
Double DATA RATE 3 SDRAM AC Timing Contents 1. Bank Activate Command 2. Burst Read Command 3. Read followed by a write to the same bank I 4. Read followed by a write to the same bank II 5. 6. Basic Burst
More information2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.
Fast Page Mode (FPM) DRAM SIMM 322006-S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The
More information1.35V DDR3L SDRAM Addendum
1.35R3L SDRAM Addendum MT41K256M4 32 Meg x 4 x 8 banks MT41K128M8 16 Meg x 8 x 8 banks MT41K64M16 8 Meg x 16 x 8 banks 1Gb: x4, x8, x16 DDR3L SDRAM Addendum Description Description DDR3L SDRAM 1.35V is
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY SEPTEMBER 2005 FEATURES High-speed access time: 8, 10, and 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS
More informationRevision No History Draft Date Remark
128Kx16bit full CMOS SRAM Document Title 128K x16 bit 2.5 V Low Power Full CMOS slow SRAM Revision History Revision No History Draft Date Remark 00 Initial Apr.07.2001 Preliminary 01 Correct Pin Connection
More information4Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43DFR-xxC H5TQ4G83DFR-xxC
4Gb DDR3 SDRAM 4Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43DFR-xxC H5TQ4G83DFR-xxC * SK hynix reserves the right to change products or specifications without notice. Rev. 1.0 / Aug.
More informationPRELIMINARY DATA SHEET. 4G bits DDR3 SDRAM. EDJ4204BFBG (1024M words 4 bits) EDJ4208BFBG (512M words 8 bits) EDJ4216BFBG (256M words 16 bits)
COVER PRELIMINARY DATA SHEET 4G bits DDR3 SDRAM EDJ4204BFBG (1024M words 4 bits) EDJ4208BFBG (512M words 8 bits) EDJ4216BFBG (256M words 16 bits) Specifications Density: 4G bits Organization 128M words
More informationDocument Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark
12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Document Title 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History
More information4Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43AMR-xxC H5TQ4G83AMR-xxC
4Gb DDR3 SDRAM 4Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43AMR-xxC H5TQ4G83AMR-xxC * Hynix Semiconductor reserves the right to change products or specifications without notice. Rev.
More information3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
More informationISSI IS61SP K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004
64K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004 FEATURES Fast access time: 117, 100 MHz Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered
More information5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
More information2Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G43BFR-xxC H5TQ2G83BFR-xxC H5TQ2G63BFR-xxC
2Gb DDR3 SDRAM 2Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G43BFR-xxC H5TQ2G83BFR-xxC H5TQ2G63BFR-xxC * Hynix Semiconductor reserves the right to change products or specifications without
More information2Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G43CFR-xxC H5TQ2G83CFR-xxC
2Gb DDR3 SDRAM 2Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G43CFR-xxC H5TQ2G83CFR-xxC * Hynix Semiconductor reserves the right to change products or specifications without notice. Rev.
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationDatasheetDirect.com. Visit to get your free datasheets. This datasheet has been downloaded by
DatasheetDirect.com Your dedicated source for free downloadable datasheets. Over one million datasheets Optimized search function Rapid quote option Free unlimited downloads Visit www.datasheetdirect.com
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More information256K X 16 BIT LOW POWER CMOS SRAM
Revision History 256K x16 bit Low Power CMOS Static RAM Revision No History Date Remark 1.0 Initial Issue January 2011 Preliminary 2.0 updated DC operating character table May 2016 Alliance Memory Inc.
More informationIBM B IBM P 8M x 8 12/11 EDO DRAM
8M x 812/11, 3.3V, EDO. 8M x 812/11, 3.3V, LP, SR, EDO. Features 8,388,608 word by 8 bit organization Single 3.3 ±0.3V power supply Extended Data Out before Refresh - 4096 cycles/retention Time only Refresh
More informationIS61C K x 16 HIGH-SPEED CMOS STATIC RAM
ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%
More informationHM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM
8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely
More information4Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43MFR-xxC H5TQ4G83MFR-xxC H5TQ4G63MFR-xxC
4Gb DDR3 SDRAM 4Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G43MFR-xxC H5TQ4G83MFR-xxC H5TQ4G63MFR-xxC * Hynix Semiconductor reserves the right to change products or specifications without
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationHigh Speed Super Low Power SRAM
Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005
More informationIS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM
ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%
More informationHN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More informationSH564128FH8N0QNSCR. November 7, Ordering Information
Ordering Information Part Numbers Description Device Vendor SH564128FH8N0QNSCR 512Mx64 (4GB), DDR3, 240-pin Unbuffered DIMM, Non- ECC, 256Mx8 Based, PC3-12800, DDR3-1600-11-11-11, 30.00mm, RoHS Compliant
More information4Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant)
4Gb DDR3 SDRAM 4Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ4G83CFR-xxC H5TQ4G83CFR-xxI H5TQ4G83CFR-xxL H5TQ4G83CFR-xxJ H5TQ4G63CFR-xxC H5TQ4G63CFR-xxI H5TQ4G63CFR-xxL H5TQ4G63CFR-xxJ * SK
More informationLH NMOS 256K (256K 1) Dynamic RAM DESCRIPTION
LH2256 NMOS 256K (256K ) Dynamic RAM FEATURES 262,44 bit organization Access times: 00/20/50 ns (MAX.) Cycle times: 200/230/260 ns (MIN.) Page mode operation Power supply: +5 V ± 0% Power consumption:
More informationDRAM MT4LC4M16R6, MT4LC4M16N3. 4 MEG x 16 EDO DRAM
DRAM 4 MEG x 6 MT4LC4M6R6, MT4LC4M6N3 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/dramds.html FEATURES Single +3.3 ±.3 power supply Industry-standard
More information36 Mb (1M x 36 & 2M x 18) QUAD (Burst of 2) Synchronous SRAMs
. I Features M x 36 or 2M x 8. On-chip delay-locked loop (DLL) for wide data valid window. Separate read and write ports with concurrent read and write operations. Synchronous pipeline read with early
More informationDQ0 DQ1 NC NC NC NC WE# RAS# A0 A1 A2 A3 A4 A5
DRAM MT4LC16M4G3, MT4LC16M4H9 For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/mti/msp/html/datasheet.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x4
More information2Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant)
2Gb DDR3 SDRAM 2Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G83DFR-xxC H5TQ2G63DFR-xxC H5TQ2G83DFR-xxI H5TQ2G63DFR-xxI H5TQ2G83DFR-xxJ H5TQ2G63DFR-xxJ H5TQ2G83DFR-xxL H5TQ2G63DFR-xxL * SK
More informationHB56A1636B/SB-6B/7B/8B
16,777,216-word 36-bit High-Density Dynamic RAM Module ADE-203-591A(Z) Rev. 1.0 05/10/96 Description The HB56A1636 is a 16-Mbit 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed
More informationIBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM
IBM01174054M x 411/11, 5.0V, EDOMMDD64DSU-001012331. IBM0117405P4M x 411/11, 3.3V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405M4M x 411/11, 5.0V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405B4M x 411/11,
More information4Gb DDR3L-RS SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TC4G83BFR-xxR
4Gb DDR3L-RS SDRAM 4Gb DDR3L-RS SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TC4G83BFR-xxR * SK hynix reserves the right to change products or specifications without notice. Rev. 1.0 / Jul. 2015 1 Revision
More informationVcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 WE# RAS# A0 A1 A2 A3 Vcc
TECHNOLOGY I. MEG x 6 DRAM MT4CM6C3 MT4LCM6C3 FEATURES JEDEC- and industry-standard x6 timing functions pinouts and packages High-performance low power CMOS silicon-gate process Single power supply (+3.3
More informationHN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM
262144-word 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated
More informationAutomotive DDR3L SDRAM
Automotive DDR3L SDRAM MT41K512M8 64 Meg x 8 x 8 banks MT41K256M16 32 Meg x 16 x 8 banks 4Gb: x8, x16 Automotive DDR3L SDRAM Description Description DDR3L SDRAM 1.35V is a low voltage version of the DDR3
More information1Gb DDR3 SDRAM. Lead-Free&Halogen-Free (RoHS Compliant) H5TQ1G83DFR-xxC H5TQ1G83DFR-xxI H5TQ1G63DFR-xxC H5TQ1G63DFR-xxI
1Gb DDR3 SDRAM 1Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ1G83DFR-xxC H5TQ1G83DFR-xxI H5TQ1G63DFR-xxC H5TQ1G63DFR-xxI *Hynix Semiconductor reserves the right to change products or specifications
More informationHN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word
More information5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
More informationHN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.
8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as
More informationIBM IBM M IBM B IBM P 4M x 4 12/10 DRAM
IBM01164004M x 412/10, 5.0VMMDD31DSU-011010328. IBM0116400P 4M x 412/10, 3.3V, LP, SRMMDD31DSU-011010328. IBM0116400M 4M x 412/10, 5.0V, LP, SRMMDD31DSU-011010328. IBM0116400B4M x 412/10, 3.3VMMDD31DSU-011010328.
More information64K x 18 Synchronous Burst RAM Pipelined Output
298A Features Fast access times: 5, 6, 7, and 8 ns Fast clock speed: 100, 83, 66, and 50 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 5 and 6 ns Optimal for performance (two cycle
More information8Gb DDR3L SDRAM (Dual Die Package)
8Gb DDR3L SDRAM 8Gb DDR3L SDRAM (Dual Die Package) Lead-Free&Halogen-Free (RoHS Compliant) H5TC8G43AMR-xxA H5TC8G83AMR-xxA H5TC8G63AMR-xxA * SK hynix reserves the right to change products or specifications
More informationData Sheet. HXB(I)18T2G[40/80/16]0AF(L) 2-Gbit Double-Data-Rate-Two SDRAM. SCS_techdoc,
Jun 2011 HXB(I)18T2G400AF(L) HXB(I)18T2G800AF(L) HXB(I)18T2G160AF(L) DDR2 SDRAM EU RoHS Compliant Products Data Sheet Rev. 4.0 Revision History: Rev. 4.0, 2011-06 Include Industrial use related definitions.
More information5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4
August 2001 AS4C1M16F5 5V 1M 16 CMOS DRAM (fast-page mode) Features Organization: 1,048,576 words 16 bits High speed - 45/50/60 ns access time - 20/20/25 ns fast page cycle time - 10/12/15 ns CAS access
More informationSRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)
512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation
More informationCMSC 313 Lecture 25 Registers Memory Organization DRAM
CMSC 33 Lecture 25 Registers Memory Organization DRAM UMBC, CMSC33, Richard Chang A-75 Four-Bit Register Appendix A: Digital Logic Makes use of tri-state buffers so that multiple registers
More informationREV DATA FOLHA DESCRIÇÃO ELAB. VISTO 1 04/07/ Inicial - Data Sheet Thiago
DESENHO COMPOSTO DE 43 FOLHAS FOLHA 0 REV DATA FOLHA DESCRIÇÃO ELAB. VISTO 1 04/07/2011 43 Inicial - Data Sheet Thiago ITAUTEC Desc.: PENTE MEMORIA DIMM DDR3 1333MHZ 2GB Des.nº: 420000006974 Tipo Doc.:022
More information4Gb DDR3L SDRAM. Lead-Free&Halogen-Free (RoHS Compliant)
4Gb DDR3 SDRAM 4Gb DDR3L SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TC4G83CFR-xxA H5TC4G83CFR-xxI H5TC4G83CFR-xxL H5TC4G83CFR-xxJ H5TC4G63CFR-xxA H5TC4G63CFR-xxI H5TC4G63CFR-xxL H5TC4G63CFR-xxJ *
More information3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
More informationDatasheet for ADTEC DDR4 Simplified Version
Datasheet for ADTEC DDR4 Simplified Version Note: ADTEC Corporation reserves the right to change products and specifications without notice. This document and any information herein cannot not be reproduced
More information36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs
. Features M x 36 or 2M x 8. On-chip delay-locked loop (DLL) for wide data valid window. Common /O read and write ports. Synchronous pipeline read with late write operation. Double data rate (DDR-) interface
More informationHN27C1024HG/HCC Series
65536-word 16-bit CMOS UV Erasable and Programmable ROM Description The Hitachi HN27C1024H series is a 1-Mbit (64-kword 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new
More informationVCC DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 NC NC NC WE# RAS# NC NC A0 A1 A2 A3
OBSOLETE MT4CM6E5 Meg x 6, 5 MT4LCM6E5 Meg x 6, 3.3 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/sdramds.html FEATURES JEDEC- and industry-standard
More information3.3V VDD, 3.3V or 2.5V I/O, Pipelined, Single-Cycle Deselect
PIPELINED, SCD SYBURST SRAM 4Mb SYBURST SRAM MT58L256L18P1, MT58L128L32P1, MT58L128L36P1; MT58L256V18P1, MT58L128V32P1, MT58L128V36P1 3.3V, 3.3V or 2.5V I/O, Pipelined, Single-Cycle Deselect FEATURES Fast
More informationHM514400B/BL Series HM514400C/CL Series
ADE-203-269A (Z) HM514400B/BL Series HM514400C/CL Series 1,048,576-word 4-bit Dynamic Random Access Memory Rev. 1.0 Nov. 29, 1994 The Hitachi HM514400B/BL, HM514400C/CL are CMOS dynamic RAM organized 1,048,576-
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationDS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT
DS1225Y 64K Nonvolatile SRAM FEATURES years minimum data retention in the absence of external power PIN ASSIGNMENT NC 1 28 VCC Data is automatically protected during power loss Directly replaces 8K x 8
More informationG-LINK. GLT5640L16 CMOS Synchronous Dynamic RAM. Description. Features
Description The are high-speed 67,108,864-bit synchronous dynamic random-access moeories, organized as 1,048,576 x 16 x 4 (word x bit x bank), respectively. The synchronous DRAMs achieved high-speed data
More informationAutomotive DDR3L SDRAM
Automotive DDR3L SDRAM MT41K512M8 64 Meg x 8 x 8 banks MT41K256M16 32 Meg x 16 x 8 banks 4Gb: x8, x16 Automotive DDR3L SDRAM Description Description DDR3L SDRAM 1.35V is a low voltage version of the DDR3
More information9-Channel 64steps Constant-Current LED Driver with SPI Control. Features
BCT3119 with SPI Control General Description The BCT3119 is a constant current driver incorporating shift register and data latch. This CMOS device is designed for LED display applications. The max output
More informationJan 2013 HXB(I)18T512160BF(L) Data Sheet. Rev. 2
Jan 2013 512-Mbit Double-Date-Rate-Two SDRAM DDR2 SDRAM EU RoHS HF Compliant Products Data Sheet Rev. 2 Revision History: Rev. 2, 2013-01 Include Industrial use related definitions Revision History: Rev.
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
More informationDS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION
8K x 8 Static RAM FEATURES Low power CMOS design Standby current 50 na max at t A = 25 C V CC = 3.0V 100 na max at t A = 25 C V CC = 5.5V 1 µa max at t A = 60 C V CC = 5.5V Full operation for V CC = 4.5V
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More informationSRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES
512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-95600 SMD 5962-95613 MIL-STD-883 FEATURES Ultra High Speed Asynchronous Operation Fully Static, No
More information256K x 36, 512K x V Synchronous ZBT SRAMs ZBT Feature 3.3V I/O, Burst Counter Pipelined Outputs
Features 256K x 36, 512K x 18 memory configuratio Supports high performance system speed - 150MHz (3.8 Clock-to-Data Access) ZBT TM Feature - No dead cycles between write and read cycles Internally synchronized
More information32K x 8 EEPROM - 5 Volt, Byte Alterable
32K x 8 EEPROM - 5 Volt, Byte Alterable Description The is a high performance CMOS 32K x 8 E 2 PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only
More informationAbout the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd.
Dear customers, About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd. The semiconductor business of Oki Electric Industry Co., Ltd.
More information256K x 36, 512K x V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs IDT71V65602/Z IDT71V65802/Z Features 256K x 36, 512K x 18 memory configuratio Supports high performance system
More information128M DDR1 -AS4C8M16D1
Revisio History AS4 - -ball FBGA PAAGE Revisio Details Date Rev 1.0 Prelimiary datasheet 201 Fast clock rate: 250/200MHz Operatig temperature: - Commercial (0 C~70 C) - Idustrial (-40 C~85 C) Differetial
More informationMB81C4256A-60/-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM
June 1991 Edition 4.0 DATA SHEET /-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationIS61NLP102436A/IS61NVP102436A IS61NLP204818A/IS61NVP204818A
IS61NLP102436/IS61NVP102436 IS61NLP204818/IS61NVP204818 1Mb x 36 and 2Mb x 18 36Mb, PIPELINE 'NO WIT' STTE BUS SRM FEBRURY 2012 FETURES 100 percent bus utilization No wait cycles between Read and Write
More information