High Speed Super Low Power SRAM

Size: px
Start display at page:

Download "High Speed Super Low Power SRAM"

Transcription

1 Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, Rev. 2.2

2 PRODUCT DESCRIPTION The is a high performance, high speed, low power CMOS Static Random Access Memory organized as 524,288 words by 16 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 1.0uA and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable1 (/CE1), active HIGH chip enable2 (CE2) for BGA product and active LOW output enable (/OE) and three-state output drivers. The has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The is available in JEDEC standard 48-pin BGA and 44L TSOP 2 packages. FEATURES Low operation voltage: 2.7 ~ 3.6V Ultra low power consumption: Vcc = 3.0V: 55mA (Max.) operating current, 6 ua (Max.) CMOS standby current High speed access time: 55/70ns (Max.) at Vcc = 3.0V. Automatic power down when chip is deselected. Three state outputs and TTL compatible. Data retention supply voltage as low as 1.5V. Easy expansion with /CE1&CE2 and /OE options. Product Family Product Family Operating Temp Vcc. Range Speed (ns) Standby (Typ.) Package Type 0~70 o C 2.7`~3.6 55/70-40~85 o C 2.7`~3.6 55/ ua (Vcc = 3.0V) 1.5uA (Vcc= 3.0V) 44 TSOP 2 48 CSP CSP TSOP 2 48 CSP CSP Rev. 2.2

3 PIN CONFIGURATIONS FUNCTIONAL BLOCK DIAGRAM 3 Rev. 2.2

4 PIN DESCRIPTIONS Name Type Function A0 A18 Input 19 address inputs for selecting one of the 262,144 x 16 bit words in the RAM /CE1 & CE2 Input /CE1 is active LOW and CE2 is active high. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and in a standby power mode. The DQ pins will be in high impedance state when the device is deselected. /WE Input The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location. /OE Input The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive. /LB and Lower byte and upper byte data input/output control pins. Input /UB DQ0~DQ15 I/O These 16 bi-directional ports are used to read data from or write data into the RAM. Vcc Power Power Supply Gnd Power Ground 4 Rev. 2.2

5 TRUTH TABLE MODE /CE1 CE2 /WE /OE /LB /UB DQ0~7 DQ8~15 Vcc Current Fully H X X X X X High Z High Z I CCSB, I CCSB1 Standby X L X X X X High Z High Z I CCSB, I CCSB1 Output Disabled L H H H X X High Z High Z I CC Read L H H L L L D OUT D OUT I CC H L High Z D OUT I CC L H D OUT High Z I CC Write L H L X L L D IN D IN I CC H L High Z D IN I CC L H D IN High-Z I CC ABSOLUTE MAXIMUM RATINGS (1) Symbol Parameter Rating Unit Terminal Voltage with Respect to V TERM GND -0.5 to Vcc+0.5 V T BIAS Temperature Under Bias -40 to +125 O C T STG Storage Temperature -60 to +150 O C P T Power Dissipation 1.0 W I OUT DC Output Current 55 ma Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 5 Rev. 2.2

6 DC ELECTRICAL CHARACTERISTICS ( TA = 0~+70 o C / C~+85 0 C, Vcc = 3.0V ) Paramete r Name V IL V IH I IL I OL Parameter Test Conduction MIN TYP (1) MAX Unit Guaranteed Input V Low Voltage (2) Guaranteed Input 2.0 Vcc+0. High Voltage (2) 2 Input Leakage Current Output Leakage Current V CC =MAX, V IN =0 to V CC -1 1 ua V CC =MAX, /CE1=V IH and CE2=V IL, or /OE=V IH, V IO =0V to V -1 1 ua V OL Output Low Voltage V CC V CC =MAX, I OL = 2 ma 0.4 V V OH I CC I CCSB I CCSB1 Output High Voltage V CC =MIN, I OH = -1mA 2.4 V Operating Power /CE1=V IL and CE2=V IH, 55 ma Supply Current (3) I DQ =0mA, F=F MAX Standby Supply /CE1=V IH and CE2=V IL, 1 ma -TTL I DQ =0mA, Standby /CE1 V CC -0.2V or ua Current-TTL CE2 0.2V, V IN V CC -0.2V or V IN 0.2V 1. Typical characteristics are at TA = 25 o C. 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included. 3. Fmax = 1/t RC. 6 Rev. 2.2

7 OPERATING RANGE Range Ambient Temperature Vcc Commercial 0~70 o C 2.7V ~ 3.6V Industrial -40~85 o C 2.7V ~ 3.6V DATA RETENTION CHARACTERISTICS ( TA = 0~+70 o C / C~+85 0 C ) Parameter Name V DR I CCDR T CDR t R Parameter Test Conduction MIN TYP (1) MAX Unit V CC for Data Retention Data Retention Current Chip Deselect to Data Retention Time Operation Recovery Time /CE1 V CC -0.2V or CE2 0.2V, V IN V CC -0.2V or V IN 0.2V /CE1 V CC -0.2V or CE2 0.2V, V CC =1.5V V IN V CC -0.2V or V IN 0.2V See Retention Waveform 1. Vcc = 3.0V, TA = + 25 o C2. = Read Cycle Time. 1.5 V ua 0 ns t RC (2) ns CAPACITANCE (1) (TA = 25 o C, f =1.0 MHz) Symbol Parameter Conditions MAX. Unit C IN Input Capacitance V IN =0V 6 pf C DQ Input/Output Capacitance V I/O =0V 8 pf 1. This parameter is guaranteed and not tested. 7 Rev. 2.2

8 LOW Vcc DATA RETENTION WAVEFORM (1) ( /CE1 Controlled ) LOW Vcc DATA RETENTION WAVEFORM (2) ( CE2 Controlled ) AC TEST CONDITIONS KEY TO SWITCHING WAVEFORMS Input Pulse Levels Vcc/0V WAVEFORMS INPUTS OUTPUTS Input Rise and Fall Times 5ns MUST BE STEADY MUST BE STEADY Input and Output Timing Reference Level Output Load 0.5Vcc See FIGURE 1A and 1B MAY CHANGE FROM H TO L WILL BE CHANGE FROM H TO L MAY CHANGE FROM L TO H WILL BE CHANGE FROM L TO H DON T CARE ANY CHANGE PERMITTED CHANGE STATE UNKNOWN DOES NOT APPLY CENTER LINE IS HIGH IMPEDANCE OFF STATE 8 Rev. 2.2

9 AC TEST LOADS AND WAVEFORMS TERMINAL EQUIVALENT 667Ω OUTPUT 1.73V ALL INPUT PULSES V CC GND 10% 90% 90% 10% FIGURE 1A FIGURE 1B FIGURE 2 5ns 5ns AC ELECTRICAL CHARACTERISTICS( TA = 0~+70 o C / C~+85 0 C, Vcc = 3.0V ) < READ CYCLE > JEDEC Parameter Parameter Description Name MIN MAX MIN MAX Unit Name t AVAX t RC Read Cycle Time ns t AVQV t AA Address Access Time ns t ELQV t CO Chip Select Access Time (/CE1,CE2) t BA t BA Data Byte Control Access Time (/LB, /UB) ns ns t GLQV t OE Output Enable to Output Valid ns t ELQX t LZ Chip Select to Output Low Z (/CE1, CE2) t BE t BLZ Data Byte Control to Output Low Z (/LB, /UB) t GLQX t OLZ Output Enable to Output in Low Z t EHQZ t HZ Chip Deselect to Output in High Z (/CE1, CE2) t BDO t BHZ Data Byte Control to Output High Z (/LB, /UB) t GHQZ t OHZ Output Disable to Output in High Z ns 0 0 ns 5 5 ns ns ns ns t AXOX t OH Out Disable to Address Change ns 9 Rev. 2.2

10 SWITCHING WAVEFORMS (READ CYCLE) NOTES: 1. t HZ and t OHZ are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, thz(max.) is less than tlz(min.) both for a given device and from device to device interconnection. 10 Rev. 2.2

11 AC ELECTRICAL CHARACTERISTICS ( TA = 0~+70 o C / C~+85 0 C, Vcc = 3.0V ) < WRITE CYCLE > JEDEC Parameter Description Unit Parameter Name Name MIN MAX MIN MAX t AVAX t WC Write Cycle Time ns t E1LWH t CW Chip Select to End of Write ns t AVWL t AS Address Setup Time 0 0 ns t AVWH t AW Address Valid to End of Write ns t WLWH t WP Write Pulse Width ns t WHAX t WR Write Recovery Time (/CE1, CE2, /WE) 0 0 ns t BW t BW Data Byte Control to End of Write (/LB, /UB) ns t WLQZ t WHZ Write to Output in High Z ns t DVWH t DW Data to Write Time Overlap ns t WHDX t DH Data Hold from Write Time 0 0 ns t WHOX t OW End of Write to Output Active 5 10 ns SWITCHING WAVEFORMS (WRITE CYCLE) 11 Rev. 2.2

12 12 Rev. 2.2

13 NOTES: 1. A write occurs during the overlap(t WP ) of low /CE1, high CE2 and low /WE. A write begins when /CE1 goes low and /WE goes low with asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CE1 goes high, CE2 goes low and /WE goes high. The t WP is measured from the beginning of the write to the end of write. 2. t CW is measured from the /CE1 going low or CE2 going low to end of write. 3. t AS is measured from the address valid to the beginning of write. 4. t WR is measured from the end or write to the address change. T WR applied in case a write ends as /CE1 or /WE going high or CE2 going low. ORDER INFORMATION Note: Package material code R meets ROHS 13 Rev. 2.2

14

15

16

256K X 16 BIT LOW POWER CMOS SRAM

256K X 16 BIT LOW POWER CMOS SRAM Revision History 256K x16 bit Low Power CMOS Static RAM Revision No History Date Remark 1.0 Initial Issue January 2011 Preliminary 2.0 updated DC operating character table May 2016 Alliance Memory Inc.

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM 8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely

More information

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power

More information

5.0 V 256 K 16 CMOS SRAM

5.0 V 256 K 16 CMOS SRAM February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20

More information

3.3 V 64K X 16 CMOS SRAM

3.3 V 64K X 16 CMOS SRAM September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High

More information

3.3 V 256 K 16 CMOS SRAM

3.3 V 256 K 16 CMOS SRAM August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256

More information

DS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION

DS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION 8K x 8 Static RAM FEATURES Low power CMOS design Standby current 50 na max at t A = 25 C V CC = 3.0V 100 na max at t A = 25 C V CC = 5.5V 1 µa max at t A = 60 C V CC = 5.5V Full operation for V CC = 4.5V

More information

PYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns

PYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns PYA28C16 2K X 8 EEPROM FEATURES Access Times of 150, 200, 250 and 350ns Single 5V±10% Power Supply Fast Byte Write (200µs or 1 ms) Low Power CMOS: - 60 ma Active Current - 150 µa Standby Current Endurance:

More information

SRAM & FLASH Mixed Module

SRAM & FLASH Mixed Module 128K x 16 SRAM & 512K x 16 FLASH SRAM / FLASH MEMORY ARRAY SRAM & FLASH PIN ASSIGNMENT (Top View) 68 Lead CQFP (QT) FEATURES Operation with single 5V supply High speed: 35ns SRAM, 90ns FLASH Built in decoupling

More information

DS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT

DS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT DS1225Y 64K Nonvolatile SRAM FEATURES years minimum data retention in the absence of external power PIN ASSIGNMENT NC 1 28 VCC Data is automatically protected during power loss Directly replaces 8K x 8

More information

April 2004 AS7C3256A

April 2004 AS7C3256A pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

More information

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View) 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL

More information

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY SEPTEMBER 2005 FEATURES High-speed access time: 8, 10, and 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS

More information

16-Mbit (1M x 16) Static RAM

16-Mbit (1M x 16) Static RAM 16-Mbit (1M x 16) Static RAM Features Very high speed: 55 ns Wide voltage range: 1.65V 1.95V Ultra low active power Typical active current: 1.5 ma @ f = 1 MHz Typical active current: 15 ma @ f = f max

More information

I/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE

I/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE 256K x 16 Static RAM Features High speed t AA = 12 ns Low active power 1540 mw (max.) Low CMOS standby power (L version) 2.75 mw (max.) 2.0V Data Retention (400 µw at 2.0V retention) Automatic power-down

More information

R1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar

R1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar 4M High Speed SRAM (256-kword 16-bit) REJ03C0107-0100Z Rev. 1.00 Mar.12.2004 Description The R1RW0416D is a 4-Mbit high speed static RAM organized 256-kword 16-bit. It has realized high speed access time

More information

MR48V256A GENERAL DESCRIPTION FEATURES PRODUCT FAMILY. PEDR48V256A-06 Issue Date: Oct. 17, 2011

MR48V256A GENERAL DESCRIPTION FEATURES PRODUCT FAMILY. PEDR48V256A-06 Issue Date: Oct. 17, 2011 32,768-Word 8-Bit FeRAM (Ferroelectric Random Access Memory) PEDR48V256A-06 Issue Date: Oct. 17, 2011 GENERAL DESCRIPTION The is a nonvolatile 32,768-word x 8-bit ferroelectric random access memory (FeRAM)

More information

256K x 16 Static RAM CY7C1041BN. Features. Functional Description

256K x 16 Static RAM CY7C1041BN. Features. Functional Description 256K x 16 Static RAM Features Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C High speed t AA = 15 ns Low active power 1540 mw (max.) Low CMOS standby power

More information

2-Mbit (128K x 16)Static RAM

2-Mbit (128K x 16)Static RAM 2-Mbit (128K x 16)Static RAM Features Functional Description Pin-and function-compatible with CY7C1011CV33 High speed t AA = 10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power

More information

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%

More information

SRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES

SRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-95600 SMD 5962-95613 MIL-STD-883 FEATURES Ultra High Speed Asynchronous Operation Fully Static, No

More information

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%

More information

4-Mbit (256K x 16) Static RAM

4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Very high speed: 45 ns Wide voltage range: 2.20V 3.60V Pin-compatible

More information

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide 512K x 32 Static RAM Features High speed t AA = 8 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs and

More information

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 18k x 16 HIGH SPEED ASYN CHRON OUS CMOS STATIC RAM Ex tended Tem per a ture TTS18WV16 FEATURES -High-speed access time: 0,5,35,45ns -Low Active Power: 55mW (typical) -Low stand-by power: 1 W (typical)

More information

16-Mbit (1M x 16) Pseudo Static RAM

16-Mbit (1M x 16) Pseudo Static RAM 16-Mbit (1M x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 3 ma @ f = 1 MHz Typical active current: 13

More information

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM 262144-word 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated

More information

8-Mbit (512K x 16) Pseudo Static RAM

8-Mbit (512K x 16) Pseudo Static RAM 8-Mbit (512K x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 2 ma @ f = 1 MHz Typical active current:

More information

HN27C1024HG/HCC Series

HN27C1024HG/HCC Series 65536-word 16-bit CMOS UV Erasable and Programmable ROM Description The Hitachi HN27C1024H series is a 1-Mbit (64-kword 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new

More information

1-Mbit (128K x 8) Static RAM

1-Mbit (128K x 8) Static RAM 1-Mbit (128K x 8) Static RAM Features Very high speed: 45 ns Temperature ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Voltage range: 4.5V 5.5V Pin compatible

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION DESCRIPTION SRM2264L10/12 CMOS 64K-BIT STATIC RAM Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous The SRM2264L10/12 is an 8,192-word 8-bit asynchronous, static, random access

More information

1-Mbit (64K x 16) Static RAM

1-Mbit (64K x 16) Static RAM 1-Mbit (64K x 16) Static RAM Features Very high speed 55 ns Temperature Ranges Industrial: 40 C to 85 C Automotive: 40 C to 125 C Wide voltage range 2.2V - 3.6V Pin compatible with CY62126BV Ultra-low

More information

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description. 8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as

More information

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

32K x 8 EEPROM - 5 Volt, Byte Alterable

32K x 8 EEPROM - 5 Volt, Byte Alterable 32K x 8 EEPROM - 5 Volt, Byte Alterable Description The is a high performance CMOS 32K x 8 E 2 PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module FATURS Nonvolatile Storage without Battery Problems Directly Replaces 128K x 8 Static RAM, Battery- Backed RAM or PROM 35ns and

More information

Revision No History Draft Date Remark

Revision No History Draft Date Remark 128Kx16bit full CMOS SRAM Document Title 128K x16 bit 2.5 V Low Power Full CMOS slow SRAM Revision History Revision No History Draft Date Remark 00 Initial Apr.07.2001 Preliminary 01 Correct Pin Connection

More information

LH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS

LH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS LH5P8128 FEATURES 131,072 8 bit organization Access times (MAX.): 60/80/100 ns Cycle times (MIN.): 100/130/160 ns Single +5 V power supply Power consumption: Operating: 572/385/275 mw (MAX.) Standby (CMOS

More information

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word

More information

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM LH5P832 CMOS 256K (32K 8) Pseudo-Static RAM FEATURES 32,768 8 bit organization Access time: 100/120 ns (MAX.) Cycle time: 160/190 ns (MIN.) Power consumption: Operating: 357.5/303 mw Standby: 16.5 mw TTL

More information

UT8CR512K32 16 Megabit SRAM Data Sheet September

UT8CR512K32 16 Megabit SRAM Data Sheet September Standard Products UT8CR512K32 16 Megabit SRAM Data Sheet September 2008 www.aeroflex.com/memories FEATURES 17ns maximum access time Asynchronous operation for compatibility with industrystandard 512K x

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

64K x 18 Synchronous Burst RAM Pipelined Output

64K x 18 Synchronous Burst RAM Pipelined Output 298A Features Fast access times: 5, 6, 7, and 8 ns Fast clock speed: 100, 83, 66, and 50 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 5 and 6 ns Optimal for performance (two cycle

More information

5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4

5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4 August 2001 AS4C1M16F5 5V 1M 16 CMOS DRAM (fast-page mode) Features Organization: 1,048,576 words 16 bits High speed - 45/50/60 ns access time - 20/20/25 ns fast page cycle time - 10/12/15 ns CAS access

More information

White Electronic Designs

White Electronic Designs 查询 WS1M32-25HSCA 供应商 White Electronic Designs 捷多邦, 专业 PCB 打样工厂,24 小时加急 出货 1Mx32 SRAM MODULE FEATURES Access Times of 17, 20, 25ns Packaging 4 lead, 2mm CQFP, (Package 511) 66 pin PGA Type, 1 35" sq, Hermetic

More information

SRAM AS5C K x 8 SRAM SRAM MEMORY ARRAY. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION

SRAM AS5C K x 8 SRAM SRAM MEMORY ARRAY. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION 512K x 8 MMORY ARRAY AVAIAB AS MIITARY SPCIFICATION SMD 5962-95600 SMD 5962-95613 MI STD-883 FATURS High Speed: 12, 15, 17, 20, 25, 35 and 45ns High-performance, low power military grade device Single

More information

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28 INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches

More information

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter

More information

RMLV1616A Series. 16Mb Advanced LPSRAM (1M word 16bit / 2M word x 8bit) Description. Features. Part Name Information. R10DS0258EJ0100 Rev.1.

RMLV1616A Series. 16Mb Advanced LPSRAM (1M word 16bit / 2M word x 8bit) Description. Features. Part Name Information. R10DS0258EJ0100 Rev.1. 16Mb Advanced LPSRAM (1M word 16bit / 2M word x 8bit) R10DS0258EJ0100 Rev.1.00 Description The RMLV1616A Series is a family of 16-Mbit static RAMs organized 1,048,576-word 16-bit, fabricated by Renesas

More information

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS 1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS

More information

PO3B20A. High Bandwidth Potato Chip

PO3B20A. High Bandwidth Potato Chip FEATURES: Patented technology High signal -3db passing bandwidth at 1.6GHz Near-Zero propagation delay CC = 1.65 to 3.6 Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for low power applications

More information

3-Mbit (128K 24) Static RAM

3-Mbit (128K 24) Static RAM 3-Mbit (128K 24) Static RAM Features High speed t AA = 10 ns Low active power I CC = 175 ma at f = 100 MHz Low CMOS standby power I SB2 = 25 ma Operating voltages of 3.3 ± 0.3 V 2.0 V data retention Automatic

More information

4 Mbit (256K x 16) Static RAM

4 Mbit (256K x 16) Static RAM 4 Mbit (256K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to 85 C Automotive-A [1] : 40 C to 85 C Automotive-E [1] : 40 C to 125 C Pin and Function compatible with CY7C1041CV33 High Speed

More information

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description. Fast Page Mode (FPM) DRAM SIMM 322006-S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The

More information

DM74LS14 Hex Inverter with Schmitt Trigger Inputs

DM74LS14 Hex Inverter with Schmitt Trigger Inputs DM74LS14 Hex Inverter with Schmitt Trigger Inputs General Description This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases

More information

I/O7 I/O6 GND I/O5 I/O4. Pin Con fig u ra tion Pin Con fig u ra tion

I/O7 I/O6 GND I/O5 I/O4. Pin Con fig u ra tion Pin Con fig u ra tion 2M x 8 HIGH SPEED LOW POWER ASYRONOUS CMOS STATIC RAM Ex tended Tem per a ture TTS2MWV8 FEATURES High Speed access times 25, 35ns High-perfromace, low power CMOS process Multiple center power and ground

More information

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 1.2GHz Near-Zero propagation delay VCC = 1.65V to 3.6V Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for

More information

IBM B IBM P 8M x 8 12/11 EDO DRAM

IBM B IBM P 8M x 8 12/11 EDO DRAM 8M x 812/11, 3.3V, EDO. 8M x 812/11, 3.3V, LP, SR, EDO. Features 8,388,608 word by 8 bit organization Single 3.3 ±0.3V power supply Extended Data Out before Refresh - 4096 cycles/retention Time only Refresh

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

RMLV0414E Series. 4Mb Advanced LPSRAM (256-kword 16-bit) Description. Features. Orderable part number information. R10DS0216EJ0200 Rev

RMLV0414E Series. 4Mb Advanced LPSRAM (256-kword 16-bit) Description. Features. Orderable part number information. R10DS0216EJ0200 Rev 4Mb Advanced LPSRAM (256-kword 16-bit) R10DS0216EJ0200 Rev.2.00 Description The RMLV0414E Series is a family of 4-Mbit static RAMs organized 262,144-word 16-bit, fabricated by Renesas s high-performance

More information

MM74C912 6-Digit BCD Display Controller/Driver

MM74C912 6-Digit BCD Display Controller/Driver 6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet 3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky

More information

Low Voltage 2-1 Mux, Level Translator ADG3232

Low Voltage 2-1 Mux, Level Translator ADG3232 Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection

More information

PALCE22V10 and PALCE22V10Z Families

PALCE22V10 and PALCE22V10Z Families PALCE22V10 PALCE22V10Z COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-10/15/20/25 COM'L: -25 IND: -15/25 PALCE22V10 and PALCE22V10Z Families 24-Pin EE CMOS (Zero Power) Versatile PAL Device DISTINCTIVE CHARACTERISTICS

More information

ISSI IS61SP K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004

ISSI IS61SP K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004 FEATURES Fast access time: 117, 100 MHz Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

Document Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark

Document Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Document Title 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

DS1742. Y2KC Nonvolatile Timekeeping RAM PIN CONFIGURATION

DS1742. Y2KC Nonvolatile Timekeeping RAM PIN CONFIGURATION Y2KC Nonvolatile Timekeeping RAM FEATURES Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source Clock Registers are Accessed Identically to the Static RAM;

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It

More information

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS 1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,

More information

SGM7SZ00 Small Logic Two-Input NAND Gate

SGM7SZ00 Small Logic Two-Input NAND Gate GENERAL DESCRIPTION The SGM7SZ00 is a single two-input NAND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

MM74HC151 8-Channel Digital Multiplexer

MM74HC151 8-Channel Digital Multiplexer 8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 2005 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX244F/FW/FT/FK TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK Low-Voltage Octal Bus Buffer with 5-V Tolerant Inputs and Outputs The

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON INCH POUND 23 JANUARY 2006 SUPERSEDING MIL-M-38510/289 4 DECEMBER 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON This specification

More information

ADVANCED. 16M (2-Bank x 524,288-Word x 16-Bit) Synchronous DRAM FEATURES OPTIONS GENERAL DESCRIPTION. APR (Rev.2.9)

ADVANCED. 16M (2-Bank x 524,288-Word x 16-Bit) Synchronous DRAM FEATURES OPTIONS GENERAL DESCRIPTION. APR (Rev.2.9) ADVANCED 16M (2-Bank x 524,288-Word x 16-Bit) Synchronous DRAM FEATURES OPTIONS GENERAL DESCRIPTION APR. 2007 (Rev.2.9) F D Read (READ) [RAS = H, CAS = L, WE = H] Write (WRITE) [RAS = H, CAS =WE = L] Chip

More information

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance

More information

RMLV0416E Series. 4Mb Advanced LPSRAM (256-kword 16-bit) Description. Features. Orderable part number information. R10DS0205EJ0200 Rev

RMLV0416E Series. 4Mb Advanced LPSRAM (256-kword 16-bit) Description. Features. Orderable part number information. R10DS0205EJ0200 Rev 4Mb Advanced LPSRAM (256-kword 16-bit) R10DS0205EJ0200 Rev.2.00 Description The RMLV0416E Series is a family of 4-Mbit static RAMs organized 262,144-word 16-bit, fabricated by Renesas s high-performance

More information

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM IBM01174054M x 411/11, 5.0V, EDOMMDD64DSU-001012331. IBM0117405P4M x 411/11, 3.3V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405M4M x 411/11, 5.0V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405B4M x 411/11,

More information

8-Mbit (512 K 16) Static RAM

8-Mbit (512 K 16) Static RAM 8-Mbit (512 K 16) Static RAM 8-Mbit (512 K 16) Static RAM Features Thin small outline package (TSOP) I package configurable as 512 K 16 or 1 M 8 static RAM (SRAM) High speed: 45 ns Temperature ranges Industrial:

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply. Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS

More information

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type

More information