DATASHEET CD4073BMS, CD4081BMS, CD4082BMS. Features. Pinout. Description. CMOS AND Gate. FN3324 Rev 1.00 Page 1 of 11. October FN3324 Rev 1.
|
|
- Branden Stephens
- 6 years ago
- Views:
Transcription
1 TST 0MS, 0MS, 0MS MOS N ate eatures igh-voltage Tyes (0V Ratig) 0MS Trile -Iut N ate (No loger available or suorted) 0MS Quad -Iut N ate 0MS ual -Iut N ate (No loger available or suorted) Medium Seed Oeratio: - tpl, tpl = 0s (ty) at = V 0% Tested for Quiescet urret at 0V Maximum Iut urret of at V Over ull Package Temerature Rage; 0 at V ad + o Noise Margi (Over ull Package Temerature Rage): - V at = V - V at = V -.V at = V Stadardized Symmetrical Outut haracteristics V, V ad V Parametric Ratigs Meets ll Requiremets of Tetative Stadard No., Stadard Secificatios for escritio of Series MOS evices escritio 0MS, 0MS ad 0MS N gates rovide the system desiger with direct imlemetatio of the N fuctio ad sulemet the existig family of MOS gates. The 0MS, 0MS ad 0MS are sulied i these lead outlie ackages: raze Seal IP Q rit Seal IP eramic latack W 0, 0 0 Piout K = 0MS TOP VIW 0MS TOP VIW 0MS TOP VIW I L = I = NO LONR VILL OR SUPPORT = K = = N M = L = NO LONR VILL OR SUPPORT N Rev.00 K = N N = NO ONNTION N Rev.00 Page of
2 0MS, 0MS, 0MS uctioal iagram I K L 0MS K L M 0MS K 0MS N Rev.00 Page of
3 0MS, 0MS, 0MS bsolute Maximum Ratigs Suly Voltage Rage, () V to +0V (Voltage Refereced to Termials) Iut Voltage Rage, ll Iuts V to +0.V Iut urret, y Oe Iut m Oeratig Temerature Rage o to + o Package Tyes,, K, Storage Temerature Rage (TST) o to +0 o Lead Temerature (urig Solderig) o t istace / / Ich (.mm 0.mm) from case for s Maximum Reliability Iformatio Thermal Resistace ja jc eramic IP ad RIT Package o /W 0 o /W latack Package o /W 0 o /W Maximum Package Power issiatio (P) at + o or T = - o to +0 o (Package Tye,, K) mW or T = +0 o to + o (Package Tye,, K)..... erate Liearity at mw/ o to 00mW evice issiatio er Outut Trasistor mW or T = ull Package Temerature Rage (ll Package Tyes) uctio Temerature o TL. LTRIL PRORMN RTRISTIS ROUP LIMITS PRMTR SYMOL ONITIONS (NOT ) SUROUPS TMPRTUR MIN MX UNITS Suly urret I = 0V, VIN = or N + o -. + o - 0 = V, VIN = or N - o -. Iut Leakage urret IIL VIN = or N = 0 + o o = V - o -0 - Iut Leakage urret II VIN = or N = 0 + o o - 00 = V - o - 0 Outut Voltage VOL = V, No Load,, + o, + o, - o - 0 mv Outut Voltage VO = V, No Load (Note ),, + o, + o, - o. - V Outut urret (Sik) IOL = V, VOUT = 0.V + o 0. - m Outut urret (Sik) IOL = V, VOUT = 0.V + o. - m Outut urret (Sik) IOL = V, VOUT =.V + o. - m Outut urret (Source) IO = V, VOUT =.V + o m Outut urret (Source) IO = V, VOUT =.V + o - -. m Outut urret (Source) IO = V, VOUT =.V + o - -. m Outut urret (Source) IO = V, VOUT =.V + o - -. m N Threshold Voltage VNT = V, ISS = - + o V P Threshold Voltage VPT = 0V, I = + o 0.. V uctioal =.V, VIN = or N + o VO > VOL < V = 0V, VIN = or N + o / / = V, VIN = or N + o = V, VIN = or N - o Iut Voltage Low VIL = V, VO >.V, VOL < 0.V,, + o, + o, - o -. V (Note ) Iut Voltage igh (Note ) VI = V, VO >.V, VOL < 0.V,, + o, + o, - o. - V Iut Voltage Low (Note ) Iut Voltage igh (Note ) NOTS: VIL VI = V, VO >.V, VOL <.V = V, VO >.V, VOL <.V. ll voltages refereced to device N, 0% testig beig imlemeted.. o/no o test with limits alied to iuts.,, + o, + o, - o - V,, + o, + o, - o - V. or accuracy, voltage is measured differetially to. Limit is 0.00V max. N Rev.00 Page of
4 0MS, 0MS, 0MS TL. LTRIL PRORMN RTRISTIS ROUP LIMITS PRMTR SYMOL ONITIONS (NOTS, ) SUROUPS TMPRTUR MIN MX UNITS Proagatio elay TPL = V, VIN = or N + o - 0 s TPL, + o, - o - s Trasitio Time TTL = V, VIN = or N + o - 00 s TTL, + o, - o - 0 s NOTS:. L = 0, RL = 00K, Iut TR, T < 0s.. - o ad + o limits guarateed, 0% testig beig imlemeted. TL. LTRIL PRORMN RTRISTIS LIMITS PRMTR SYMOL ONITIONS NOTS TMPRTUR MIN MX UNITS Suly urret I = V, VIN = or N, - o, + o -. + o -. = V, VIN = or N, - o, + o -. + o - = V, VIN = or N, - o, + o -. + o - 0 Outut Voltage VOL = V, No Load, + o, + o, mv o Outut Voltage VOL = V, No Load, + o, + o, - o Outut Voltage VO = V, No Load, + o, + o, - o Outut Voltage VO = V, No Load, + o, + o, - o - 0 mv. - V. - V Outut urret (Sik) IOL = V, VOUT = 0.V, + o 0. - m - o 0. - m Outut urret (Sik) IOL = V, VOUT = 0.V, + o 0. - m - o. - m Outut urret (Sik) IOL = V, VOUT =.V, + o. - m - o. - m Outut urret (Source) IO = V, VOUT =.V, + o m - o m Outut urret (Source) IO = V, VOUT =.V, + o - -. m - o m Outut urret (Source) IO = V, VOUT =.V, + o m - o - -. m Outut urret (Source) IO =V, VOUT =.V, + o - -. m - o - -. m Iut Voltage Low VIL = V, VO > V, VOL < V, + o, + o, - o - V Iut Voltage igh VI = V, VO > V, VOL < V, + o, + o, - o Proagatio elay TPL TPL - V = V,, + o - 0 s = V,, + o - 0 s N Rev.00 Page of
5 0MS, 0MS, 0MS TL. LTRIL PRORMN RTRISTIS (otiued) PRMTR SYMOL ONITIONS NOTS TMPRTUR Trasitio Time TTL = V,, + o - 0 s TTL = V,, + o - 0 s Iut aacitace IN y Iut, + o -. NOTS:. ll voltages refereced to device N.. The arameters listed o Table are cotrolled via desig or rocess ad are ot directly tested. These arameters are characterized o iitial desig release ad uo desig chages which would affect these characteristics.. L = 0, RL = 00K, Iut TR, T < 0s. MIN LIMITS MX UNITS TL. POST IRRITION LTRIL PRORMN RTRISTIS LIMITS PRMTR SYMOL ONITIONS NOTS TMPRTUR MIN MX UNITS Suly urret I = 0V, VIN = or N, + o -. N Threshold Voltage VNT = V, ISS = -, + o V N Threshold Voltage VTN = V, ISS = -, + o - V elta P Threshold Voltage VTP = 0V, I =, + o 0.. V P Threshold Voltage VTP = 0V, I =, + o - V elta uctioal = V, VIN = or N = V, VIN = or N + o VO > / Proagatio elay Time TPL TPL NOTS:. ll voltages refereced to device N.. L = 0, RL = 00K, Iut TR, T < 0s. VOL < / = V,,, + o -. x + o Limit. See Table for + o limit.. Read ad Record V s TL. URN-IN N LI TST LT PRMTRS + O PRMTR SYMOL LT LIMIT Suly urret - SSI I 0. Outut urret (Sik) IOL 0% x Pre-Test Readig Outut urret (Source) IO 0% x Pre-Test Readig TL. PPLIL SUROUPS ONORMN ROUP MIL-ST- MTO ROUP SUROUPS R N ROR Iitial Test (Pre ur-i) 0% 00,, I, IOL, IO Iterim Test (Post ur-i) 0% 00,, I, IOL, IO Iterim Test (Post ur-i) 0% 00,, I, IOL, IO P (Note ) 0% 00,,, eltas Iterim Test (Post ur-i) 0% 00,, I, IOL, IO P (Note ) 0% 00,,, eltas ial Test 0% 00,,,,, rou Samle 00,,,,,,,, N Rev.00 Page of
6 0MS, 0MS, 0MS ONORMN ROUP TL. PPLIL SUROUPS (otiued) MIL-ST- MTO ROUP SUROUPS R N ROR rou Subgrou - Samle 00,,,,,,,,, eltas Subgrous,,,,, Subgrou - Samle 00,, rou Samle 00,,,,, Subgrous, NOT:. % Parameteric, % uctioal; umulative for Static ad. TL. TOTL OS IRRITION MIL-ST- TST R N ROR ONORMN ROUPS MTO PR-IRR POST-IRR PR-IRR POST-IRR rou Subgrou 00,, Table, Table TL. URN-IN N IRRITION TST ONNTIONS UNTION OPN ROUN V -0.V PRT NUMR 0MS Static ur-i,, -,,, - Note Static ur-i Note yamic ur- I Note Irradiatio Note PRT NUMR Static ur-i Note Static ur-i Note yamic ur- I Note Irradiatio Note PRT NUMR Static ur-i Note Static ur-i Note yamic ur- I Note Irradiatio Note,, -,, - -,,,,, -,, -,, - 0MS,,,,, -,,,,,,,,,,, - -,,,,,,,,,,,,,,,,,,, - 0MS,,, -,, -,,, -, -,,, -, -,,, -, -, OSILLTOR 0kz kz NOT:. ach i excet ad N will have a series resistor of K %, = V 0.V. ach i excet ad N will have a series resistor of K %; rou, Subgrou, samle size is dice/wafer, 0 failures, = V 0.V N Rev.00 Page of
7 0MS, 0MS, 0MS (, ) (, ) (, ) (, ) LL INPUTS PROTT Y MOS PROTTION NTWORK IUR. SMTI IRM OR 0MS ( O INTIL TS) (, ) (, ) (, ) (, ) IUR. LOI IRM OR 0MS ( O INTIL TS) (,, ) (,, ) (,, ) LL INPUTS PROTT Y MOS PROTTION NTWORK IUR. SMTI IRM OR 0MS ( O INTIL TS) N Rev.00 Page of
8 0MS, 0MS, 0MS (,, ) (,, ) (,, ) IUR. LOI IRM OR 0MS ( O INTIL TS) () () () () LL INPUTS PROTT Y MOS PROTTION NTWORK IUR. SMTI IRM OR 0MS ( O INTIL TS) () () () () () IUR. LOI IRM OR 0MS ( O INTIL TS) N Rev.00 Page of
9 0MS, 0MS, 0MS Tyical Performace haracteristics OUTPUT VOLT (VO) (V) 0 MINT TMPRTUR (T ) = + o SUPPLY VOLT () = V V V PROPTION LY TIM (TPL, TL) (s) MINT TMPRTUR (T ) = + o SUPPLY VOLT () = V V V 0 0 INPUT VOLT (VIN) (V) IUR. TYPIL VOLT TRNSR RTRISTIS LO PITN (L) () IUR. TYPIL PROPTION LY TIM S UNTION O LO PITN OUTPUT LOW (SINK) URRNT (IOL) (m) 0 0 MINT TMPRTUR (T ) = + o T-TO-SOUR VOLT (VS) = V V V OUTPUT LOW (SINK) URRNT (IOL) (m) MINT TMPRTUR (T ) = + o T-TO-SOUR VOLT (VS) = V V V 0 RIN-TO-SOUR VOLT (VS) (V) IUR. TYPIL OUTPUT LOW (SINK) URRNT RTRISTIS 0 RIN-TO-SOUR VOLT (VS) (V) IUR. MINIMUM OUTPUT LOW (SINK) URRNT RTRISTIS RIN-TO-SOUR VOLT (VS) (V) MINT TMPRTUR (T ) = + o T-TO-SOUR VOLT (VS) = -V -V -V OUTPUT I (SOUR) URRNT (IO) (m) RIN-TO-SOUR VOLT (VS) (V) MINT TMPRTUR (T ) = + o T-TO-SOUR VOLT (VS) = -V -V -V OUTPUT I (SOUR) URRNT (IO) (m) IUR. TYPIL OUTPUT I (SOUR) URRNT RTRISTIS IUR. MINIMUM OUTPUT I (SOUR) URRNT RTRISTIS N Rev.00 Page of
10 0MS, 0MS, 0MS Tyical Performace haracteristics (otiued) TRNSITION TIM (ttl, ttl) (s) MINT TMPRTUR (T ) = + o SUPPLY VOLT () = V LO PITN (L) () V V IUR. TYPIL TRNSITION TIM S UNTION O LO PITN MINT TMPRTUR (T ) = + o SUPPLY VOLT () = V V V V L = 0 L = INPUT RQUNY (fi) (kz) IUR. TYPIL YNMI POWR ISSIPTIONPR T S UNTION O RQUNY POWR ISSIPTION PR T (P) ( W) hi imesios ad Pad Layouts 0MS 0MS N Rev.00 Page of
11 0MS, 0MS, 0MS hi imesios ad Pad Layouts 0MS imesios i aretheses are i millimeters ad are derived from the basic ich dimesios as idicated. rid graduatios are i mils ( - ich) MTLLIZTION: Thickess: kå kå, L. PSSIVTION:.kÅ -.kå, Silae ON PS: 0.00 iches X 0.00 iches MIN I TIKNSS: 0.0 iches iches oyright Itersil mericas LL -0. ll Rights Reserved. ll trademarks ad registered trademarks are the roerty of their resective owers. or additioal roducts, see Itersil roducts are maufactured, assembled ad tested utilizig ISO00 quality systems as oted i the quality certificatios foud at Itersil roducts are sold by descritio oly. Itersil may modify the circuit desig ad/or secificatios of roducts at ay time without otice, rovided that such modificatio does ot, i Itersil's sole judgmet, affect the form, fit or fuctio of the roduct. ccordigly, the reader is cautioed to verify that datasheets are curret before lacig orders. Iformatio furished by Itersil is believed to be accurate ad reliable. owever, o resosibility is assumed by Itersil or its subsidiaries for its use; or for ay ifrigemets of atets or other rights of third arties which may result from its use. No licese is grated by imlicatio or otherwise uder ay atet or atet rights of Itersil or its subsidiaries. or iformatio regardig Itersil ororatio ad its roducts, see N Rev.00 Page of
CD4071, CD4072 CD4075
, MOS OR ate eatures igh-voltage Tyes (V Ratig) MS Quad -Iut OR ate MS ual -Iut OR ate MS Trile -Iut OR ate Medium Seed Oeratio: - tpl, tpl = s (ty) at V % Tested for Quiescet urret at V Maximum Iut urret
More informationDATASHEET CD4000BMS, CD4001BMS, CD4002BMS, CD4025BMS. Features. Pinouts. Description. CMOS NOR Gate. FN3289 Rev 0.00 Page 1 of 9.
TST 000MS, 00MS, 00MS, 0MS MOS NOR ate N Rev 0.00 November eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical
More informationDATASHEET CD4071BMS, CD4072BMS, CD4075BMS. Features. Pinout. Description. CMOS OR Gate. FN3323 Rev 0.00 Page 1 of 11. December FN3323 Rev 0.
MOS OR ate NOT ROMMN OR NW SINS NO ROMMN RPLMNT cotact our Techical Suort eter at --INTRSIL or www.itersil.com/tsc TST N Rev 0.00 eatures igh-voltage Tyes (0V Ratig) 0MS Quad -Iut OR ate 0MS ual -Iut OR
More informationCD4000BMS, CD4001BMS CD4002BMS, CD4025BMS
000MS, 00MS 00MS, 0MS November MOS NOR ate eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical Outut haracteristics
More informationDATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.
DATASHEET CD3BMS CMOS Quad Exclusive-OR Gate FN335 Rev. Features Piout High Voltage Tye (V Ratig) Medium-Seed Oeratio - tphl, tplh = 5s (ty) at =, CL = 5F CD3BMS TOP VIEW 1% Tested for Quiescet Curret
More informationCD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates
CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio
More informationDATASHEET CD4014BMS, CD4021BMS. Description. Features. Applications: Functional Diagram. Pinout. CMOS 8-Stage Static Shift Registers
ATASHEET C1BMS, C1BMS CMOS -Stage Static Shift Registers Features High Voltage Tyes (V Ratig) Medium Seed Oeratio 1MHz (Ty.) Clock Rate at V-VSS = V Fully Static Oeratio Master-Slave Fli-Flos lus Outut
More informationCD40104BMS, CD40194BMS CMOS 4-Bit Bidirectional Universal Shift Register
ecember 199 Features High Voltage Tye (V Ratig) Medium Seed f = 1MHz (ty.) at V = 1V Fully Static Oeratio Sychroous Parallel or Serial Oeratio Three State Oututs (C1MS) Asychroous Master Reset (C19MS)
More informationCD4536BMS. CMOS Programmable Timer. Description. Features. Functional Diagram. Pinout. December 1992
53MS ecember 99 Features High Voltage Tye (V atig) Fli-Flo Stage - outs from to Last Stages Selectable by Select ode yass Iut llows yassig First Stages O-hi Oscillator Provisio lock Ihibit Iut Schmitt
More informationCD40160BMS, CD40161BMS, CD40162BMS, CD40163BMS
CD010BMS, CD011BMS, CD01BMS, CD013BMS December 199 File Number 3358 CMOS Sychroous Programmable -Bit Couters CD010BMS, CD011BMS, CD01BMS ad CD013BMS are -bit sychroous rogrammable couters. he EAR fuctio
More informationDATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers
DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on
More informationCD4089 CMOS Binary Rate Multiplier
9 MOS inary Rate Multiplier Features igh Voltage Type (V Rating) ascadable in Multiples of its Set to Input and etect Output % Tested for Quiescent urrent at V V, V and V Parametric Ratings Standardized
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationNAND R/S - CD4044BMS Q VDD
DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationDATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description
ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B
More informationCD54/74HC30, CD54/74HCT30
/70, /7T0 ata sheet acquired from arris Semiconductor SS ugust 997 - Revised September 00 igh Speed MOS Logic -Input NN ate [ /Title ( 0, 7 0, 7 T0) /Subject (igh Speed MOS Logic - eatures uffered Inputs
More information8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface
More information8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,
More informationDATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.
ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.
More informationRegenerative Property
DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace
More informationDigital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction
Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static
More informationDigital Integrated Circuits
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic
More informationYuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior
More informationDATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers
DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and
More informationLecture #25. Amplifier Types
ecture #5 Midterm # formatio ate: Moday November 3 rd oics to be covered: caacitors ad iductors 1 st -order circuits (trasiet resose) semicoductor material roerties juctios & their alicatios MOSFEs; commo-source
More informationistributed by: www.ameco.com -800-83-4242 The content and copyrights of the attached material are the property of its owner. 27002T -CHAEL EHACEMET MOE FIEL EFFECT TRASISTOR Features EW PROUCT Low On-Resistance
More informationFeatures OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers
More informationML GHz Super Low Power Dual Modulus Prescaler
Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler
More informationDATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear.
//8 IGIT EECTRONICS SYSTEM ESIGN F 8 PROFS. IRIS HR & RO ERESFOR OCTOER, 8 ECTURE : CMOS TRNSIENT EHIOR TSHEETS FOR PRTS ll arts rovided for you i our kits come with datasheets Pi layout i ackage Schematic
More informationDATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev.00 August 00 The HS-0RH and HS-0RH are radiation hardened analog
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More informationDATASHEET HI-506A, HI-507A, HI-508A, HI-509A. Features. Applications
DATASHEET HI-506A, HI-507A, HI-508A, HI-509A 16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage rotection F3143 Rev.6.00 The HI-506A, HI-507A,
More informationMORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018
//8 DIGITA EECTRONICS SYSTEM DESIGN FA 8 PROFS. IRIS BAHAR & ROD BERESFORD OCTOBER, 8 ECTURE 9: CMOS TRANSIENT BEHAIOR MORE TUTORIAS FOR ERIOG O the course website you ca fid some useful liks to additioal
More informationDATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram
HI-39 Dual SPDT CMOS nalog Switch NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLCEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DTSHEET FN7 Rev 1. ugust The Hl-39
More informationDATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer
DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.
More informationEEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,
More informationDATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
More informationPrecision, Quad, SPST Analog Switches
9-022; Rev ; 4/94 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX35 has four normally closed (N), and the MX352
More information2N6027, 2N6028. Programmable Unijunction Transistor. Programmable Unijunction Transistor Triggers. PUTs 40 VOLTS, 300 mw
26027, referred Device rogrammable Unijunction Transistor rogrammable Unijunction Transistor Triggers Designed to enable the engineer to program unijunction characteristics such as R BB,, I V, and I by
More informationHigh Speed Quad SPST CMOS Analog Switch
High Speed Quad SPST CMOS Analog Switch HI-21HS/883 The HI-21HS/883 is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. This integrated circuit consists of four
More informationTransistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation
P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT)
More informationTRENCHSTOP Series. Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldstop technology with soft, fast recovery anti-parallel Emitter Controlled HE diode
Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldsto technology with soft, fast recovery antiarallel Emitter Controlled HE diode Features Very low V CE(sat) 1.5V (ty.) Maximum Junction Temerature 175 C Short
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationSEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across
More informationKMXP Linear Position Sensor
Liear Positio Sesor SPECIFICATIONS AMR liear positio sesor DFN x6 package, very compact Small wall thickess for large air gaps High operatig temperature of 50 C O the edge solderig possible Movig a KMXP
More informationLow-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches
19-0439; Rev 1; 3/96 ow-ost, ow-voltage, Quad, SPST, General escription The 4066/4066 quad, SPST, MOS analog switches are designed to provide superior performance over the industry-standard devices. These
More informationSN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS
SN0, SN70 -T PRTY NRTORS/KRS SS00 3, PRL RVS OTOR 3 enerates ither Odd or ven Parity for Nine ata Lines ascadable for N-its Parity Package Options nclude Plastic Small-Outline Packages, eramic hip arriers,
More informationDual 4-Input AND Gate
TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface
More informationConfiguration Chart. Output Power/Current VOUT 5V VOUT < 5V W = 100W W = 20A V = 150W V = 30A U = 200W U = 40A S = 300W S = 60A Q = 400W Q = 80A
Sept. 99 of Mega Module & Mega Module r. amily to 00 Watts - onverters Single, ual, Triple Output hassis Mount eatures Inputs: 0 to 00Vdc ny Output, to 9Vdc UL, S, TÜV, V, T 80-90% fficiency (Typical)
More informationPrecision, Quad, SPST Analog Switches
-0; Rev ; /0 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX has four normally closed (N), and the MX has four normally
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF ALIFORNIA, BERELEY ollege of Egieerig Deartmet of Electrical Egieerig ad omuter Scieces Ja M. Rabaey Homework #5 EES 4 SP0) [PROBLEM Elmore Delay 30ts) Due Friday, March 5, 5m, box i 40 ory
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationExperiments #6 & #7: The Operational Amplifier
EECS 40/4 Exerimets #6 & #7: The Oeratioal mlifier I. Objective The urose of these exerimets is to itroduce the most imortat of all aalog buildig blocks, the oeratioal amlifier ( o-am for short). This
More informationKMXP MR Position Sensor
KMXP MR Positio Sesor AMR liear positio sesor 2x6 DFN package, very compact Small wall thickess for large air gaps High operatig temperature of 50 C O the edge solderig possible DESCRIPTION Movig a KMXP
More informationTriple 3-Input NOR Gate
TENIAL DATA IN4T2A Triple 3-Input NOR ate The IN4T2A is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Triple 3-input NOR function. Outputs
More informationQuiz #3 Practice Problem Set
Name: Studet Number: ELEC 3908 Physical Electroics Quiz #3 Practice Problem Set? Miutes March 11, 2016 - No aids excet a o-rogrammable calculator - ll questios must be aswered - ll questios have equal
More informationHigh Performance Silicon Gate CMOS
SONUTOR TNL T igh Performance Silicon ate OS The 7078 is similar to the 078 metal gate OS device. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
More informationSTPS340U/S/B POWER SCHOTTKY RECTIFIER MAIN PRODUCT CHARACTERISTICS. 3A 40 V Tj (max) 150 C FEATURES AND BENEFITS
SPS4U/S/B POWER SCHOKY RECIFIER MAIN PRODUC CHARACERISICS FEAURES AND BENEFIS I F(AV) V RRM A 4 V j (max) 15 C V F (max).57 V VERY SMALL CONDUCION LOSSES NEGLIGIBLE SWICHING LOSSES LOW FORWARD VOLAGE DROP
More informationDual 4-Input AND Gate
TENIAL DATA IN42A Dual 4-Input AND ate The IN42A is high-speed Si-gate MOS device and is pin compatible with pullup resistors with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND
More informationF102 1/4 AMP +240 VDC SEE FIGURE 5-14 FILAMENT AND OVEN CKTS BLU J811 BREAK-IN TB103 TO S103 TRANSMITTER ASSOCIATED CAL OFF FUNCTION NOTE 2 STANDBY
OWR OR F0 M NOT S0 RT OF FUNTI FL0 T0 OWR SULY SUSSIS T0 T0 WIR FOR 0 V OWR SULY SUSSIS T0 WIR FOR V 0 0 RT V0 RT V0. V RT V0 RT V0 NOT. V. V NOT +0 V 0 +0 V. V 0 FUNTI NOT L +0 V S FIUR - FILMNT N OVN
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More informationStandard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011
Standard Products UT54AS273/UT54ATS273 Octal -Flip-Flops with lear atasheet ecember 16, 2011 www.aeroflex.com/logic FEATUES ontains eight flip-flops with single-rail outputs Buffered clock and direct clear
More informationKEEP THIS QUIZ CLOSED AND FACE UP UNTIL YOU ARE TOLD TO BEGIN.
Name: Sigature Date: (Prit ECE 300 -- Quiz # S.. Brakoic Sectio W :30 A October, 00 KEEP THIS QUIZ CLOSED AND FACE UP UNTIL YOU AE TOLD TO BEGIN.. This quiz is closed book, closed otes. You may use oe
More informationVLSI Design Issues. ECE 410, Prof. F. Salem/Prof. A. Mason notes update
VLSI Design Issues Scaling/Moore s Law has limits due to the hysics of material. Now L (L=20nm??) affects tx delays (seed), noise, heat (ower consumtion) Scaling increases density of txs and requires more
More informationIN74HC05A Hex Inverter with Open-Drain Outputs
TECNICL DT IN74C05 ex Inverter with Open-Drain Outputs The IN74C05 is identical in pinout to the LS/LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible
More informationMagnetic Length Sensor MLS (Hybrid)
Small Hybride Large Hybride AMR gradiet sesor Liear displacemet, movemets, velocities High precisio Various pole pitches available DESCRIPTION Slidig the MLS-Sesors alog a magetic scale will produce a
More informationIntroduction to Microelectronics
The iolar Juctio Trasistor Physical Structure of the iolar Trasistor Oeratio of the NPN Trasistor i the Active Mode Trasit Time ad Diffusio aacitace Ijectio fficiecy ad ase Trasort Factor The bers-moll
More informationSN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)
SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic
More informationPower Consumption in CMOS CONCORDIA VLSI DESIGN LAB
Power Consumption in CMOS 1 Power Dissipation in CMOS Two Components contribute to the power dissipation:» Static Power Dissipation Leakage current Sub-threshold current» Dynamic Power Dissipation Short
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationQuad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS
IN74C3A Quad 2-Input NAND ate with Open-Drain Outputs igh-performance Silicon-ate CMOS The IN74C3A is identical in pinout to the LS/ALS3. The device inputs are compatible with standard CMOS outputs; with
More informationFeatures A, -25 V. R DS(ON) Symbol Parameter Ratings Units
FG34P igital FET, P-Channel July FG34P General escription This P-Channel enhancement mode field effect transistor is produced using Fairchild Semiconductor s proprietary, high cell density, MOS technology.
More informationData Sheet. HDSP-B0xE 18:88 and 88: " Four Digit GaP HER Seven Segment Display. Description. Features
HSP-x 18:88 and 88:88." our igit ap HR Seven Segment isplay ata Sheet escription The 18:88 and 88:88." our igit Seven Segment isplays have surface painted in neutral gray for enhanced on/off contrast.
More informationOBJECTIVES. Chapter 1 INTRODUCTION TO INSTRUMENTATION FUNCTION AND ADVANTAGES INTRODUCTION. At the end of this chapter, students should be able to:
OBJECTIVES Chapter 1 INTRODUCTION TO INSTRUMENTATION At the ed of this chapter, studets should be able to: 1. Explai the static ad dyamic characteristics of a istrumet. 2. Calculate ad aalyze the measuremet
More information= 25 o C unless other wise noted Symbol Parameter N-Channel P-Channel Units. Drain-Source Voltage V. Gate-Source Voltage 8-8 V I D
November 998 FG63C ual N & P Channel igital FET General escription These dual N & P-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density,
More informationDMC3016LDV. Product Summary. Features ADVANCED INFORMATION. Mechanical Data. Description. Applications. Ordering Information (Note 4)
YYWW VNE INFORMTION OMPLEMENTRY PIR ENHNEMENT MOE MOSFET PowerI Product Summary evice V (BR)SS R S(ON) Max Q 3V Q -3V escription mω @ V = V 7mΩ @ V = 4.V I Max T = + 8 mω @ V = -V - 38mΩ @ V = -4.V - This
More informationCharacteristic Symbol Value Units V GSS
NEW PROUCT Features Low On-Resistance: R S(ON) Low Gate Threshold Voltage Low Input Capacitance Fast Switching Speed Low Input/Output Leakage Complementary Pair lso vailable in Lead Free Version Mechanical
More informationIntroduction to Semiconductor Devices and Circuit Model
Itroductio to Semicoductor Devices ad Circuit Model Readig: Chater 2 of Howe ad Sodii Electrical Resistace I + V _ W homogeeous samle t L Resistace R V I L = ρ Wt (Uits: Ω) where ρ is the resistivity (Uits:
More informationTRUTH TABLE ENABLE INPUTS INPUTS OUTPUTS E1 C B A Q0 Q1 Q2 Q3 Q5 Q6 Q7 H H H H H H H H H L H H H H H H H H H H L H H H H H H H H H H H H H H
M0 inary to 8 ecoder (ow) escription The M0 provides parallel decoding of a three bit binary word to one of eight lines. The M0 is useful in high speed multiplexer/demultiplexer applications. The M0 is
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationDATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.
DATASHEET ARI 429 Bus Interface Line Driver Circuit FN2963 Rev 3.00 The is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARI 429. This device
More informationOverview of Silicon p-n Junctions
Overview of Silico - Juctios r. avid W. Graham West irgiia Uiversity Lae eartmet of omuter Sciece ad Electrical Egieerig 9 avid W. Graham 1 - Juctios (iodes) - Juctios (iodes) Fudametal semicoductor device
More informationPART MAX312CPE MAX312CSE. Pin Configurations/Functional Diagrams/Truth Tables IN1 COM1 NO1 V- GND IN1 COM1 NC1 V- GND IN1 COM1 NO1 V- GND
9-2; Rev 2; 7/2 Ω, Quad, SPST, MOS nalog Switches General escription Maxim s MX32/MX33/MX3 analog switches feature low on-resistance (Ω max) and.ω on-resistance matching between channels. These switches
More informationLC 2 MOS Precision Analog Switch in MSOP ADG419-EP
LC 2 MOS Precision Analog Switch in MSOP AG49-EP FEATURES 44 V supply maximum ratings VSS to V analog signal range Low on resistance:
More informationPHOTODARLINGTON OPTOCOUPLERS (NO BASE CONNECTION)
MOC9 DESCRITION The MOC9 device has a gallium arsenide infrared emitting diode coupled to a silicon darlington phototransistor. ACKAGE DIMENSIONS IN ID. 0.270 (6.86) 0.240 (6.0) 6 FEATURES High current
More informationFeatures Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD4025 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits
More informationLecture 2. Dopant Compensation
Lecture 2 OUTLINE Bac Semicoductor Phycs (cot d) (cotd) Carrier ad uo PN uctio iodes Electrostatics Caacitace Readig: Chater 2.1 2.2 EE105 Srig 2008 Lecture 1, 2, Slide 1 Prof. Wu, UC Berkeley oat Comesatio
More informationFeatures 3.3 A, 20 V. V F < A (T J = 125 o C). V F < A. V F < A. TA=25 o C unless otherwise noted
FFSP Integrated P-hannel MOSFET and Schottky iode October FFSP General escription The FFSP combines the exceptional performance of Fairchild's high cell density MOSFET with a very low forward voltage drop
More informationNDS8947 Dual P-Channel Enhancement Mode Field Effect Transistor
March 996 NS8947 ual P-Channel Enhancement Mode Field Effect Transistor General escription Features These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary,
More informationChapter 2. Finite Fields (Chapter 3 in the text)
Chater 2. Fiite Fields (Chater 3 i the tet 1. Grou Structures 2. Costructios of Fiite Fields GF(2 ad GF( 3. Basic Theory of Fiite Fields 4. The Miimal Polyomials 5. Trace Fuctios 6. Subfields 1. Grou Structures
More informationP-Channel 30 V (D-S) MOSFET
SiA42J P-Channel 3 V (-S) MOSFET PROUCT SUMMARY V S (V) R S(on) ( ) I (A) Q g (Typ.) - 3.3 at V GS = - V - 2 a nc.6 at V GS = - 4. V - 2 a PowerPAK SC-7-6L-Single FEATURES TrenchFET Power MOSFET New Thermally
More information2N7002. Features and Benefits. Product Summary. Description and Applications. Mechanical Data. Ordering Information (Note 5) Marking Information
YM N-CHANNEL ENHANCEMENT MOE FIEL EFFECT TRANSISTOR Product Summary BV SS R S(ON) Max I Max T A = + C V 7.Ω @ V GS = V ma escription and Applications This MOSFET has been designed to minimize the on-state
More informationLecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)
ecture 9 MOS Field ffect Trasistor (MOSFT or FT) this lecture you will lear: The oeratio ad workig of the MOS trasistor A MOS aacitor with a hael otact ( Si) metal cotact Si Si GB B versio layer PSi substrate
More informationIL74/ ILD74/ ILQ74. Optocoupler, Phototransistor Output (Single, Dual, Quad Channel) VISHAY. Vishay Semiconductors
VISHY IL74/ ILD74/ ILQ74 Optocoupler, Phototransistor Output (Single, Dual, Quad hannel) Features IL74/ ILD74/ ILQ74 TTL ompatible Transfer Ratio, 35 % Typical oupling apacitance, pf Single, Dual, & Quad
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More information3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
More informationSN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SNH, SNH 8-Line to -Line Multiplexers an Perform as: oolean Function enerators Parallel-to-Serial onverters Data Source Selectors Package Options Include Plastic Small-Outline (D) and eramic Flat () Packages,
More informationIS61C K x 16 HIGH-SPEED CMOS STATIC RAM
ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%
More information