DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers
|
|
- Emil Tucker
- 5 years ago
- Views:
Transcription
1 DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on Select xpandable with Multiple Packages 0% Tested for Quiescent Current at 0V Standardized, Symmetrical Output Characteristics / OF DUL / OF DUL Maximum Input Current of at 8V Over Full Package Temperature Range; 0n at 8V and +5 o C Noise Margin (Over Full Package/Temperature Range) - V at = 5V - V at = V -.5V at = 5V CD555MS TOP VIW 6 5V, V and 5V Parametric Ratings 5 Meets ll Requirements of JDC Tentative Standard No. 3, Standard Specifications for Description of Series CMOS Devices / OF DUL / OF DUL pplications Decoding Code Conversion Demultiplexing (Using nable Input as a Data Input Memory Chip-nable Selection Function Selection Description CD555MS and CD556MS are dual one-of-four decoders/demultiplexers. ach decoder has two select inputs ( and ), an nable input (), and four mutually exclusive outputs. On the CD555MS the outputs are high on select; on the CD556MS the outputs are low on select. When the nable input is high, the outputs of the CD555MS remain low and the outputs of the CD556MS remain high regardless of the state of the select inputs and. The CD555MS and CD556MS are similar to types MC555 and MC556, respectively. The CD555MS and CD556MS are supplied in these 6-lead outline packages: raze Seal DIP H6 HT Frit Seal DIP H Ceramic Flatpack H6W CD555 Only CD556 Only Functional Diagrams CD555MS 6 8 CD556MS FN336 Rev 0.00 Page of
2 CD555MS, CD556MS bsolute Maximum Ratings DC Supply Voltage Range, () V to +0V (Voltage Referenced to Terminals) Input Voltage Range, ll Inputs V to +0.5V DC Input Current, ny One Input m Operating Temperature Range to +5 o C Package Types D, F, K, H Storage Temperature Range (TSTG) o C to +50 o C Lead Temperature (During Soldering) o C t Distance /6 /3 Inch (.59mm 0.79mm) from case for s Maximum Reliability Information Thermal Resistance ja jc Ceramic DIP and FRIT Package o C/W 0 o C/W Flatpack Package o C/W 0 o C/W Maximum Package Power Dissipation (PD) at +5 o C For T = to +0 o C (Package Type D, F, K) mW For T = +0 o C to +5 o C (Package Type D, F, K) Derate Linearity at mw/ o C to 00mW Device Dissipation per Output Transistor mW For T = Full Package Temperature Range (ll Package Types) Junction Temperature o C TL. DC LCTRICL PRFORMNC CHRCTRISTICS GROUP LIMITS PRMTR SYMOL CONDITIONS (NOT ) SUGROUPS TMPRTUR MIN MX UNITS Supply Current IDD = 0V, VIN = or GND +5 o C - +5 o C - 00 = 8V, VIN = or GND 3 - Input Leakage Current IIL VIN = or GND = 0 +5 o C -0 - n +5 o C n = 8V n Input Leakage Current IIH VIN = or GND = 0 +5 o C - 0 n +5 o C - 00 n = 8V 3-0 n Output Voltage VOL5 = 5V, No Load,, 3 +5 o C, +5 o C, - 50 mv Output Voltage VOH5 = 5V, No Load (Note 3),, 3 +5 o C, +5 o C,.95 - V Output Current (Sink) IOL5 = 5V, VOUT = 0.V +5 o C m Output Current (Sink) IOL = V, VOUT = 0.5V +5 o C. - m Output Current (Sink) IOL5 = 5V, VOUT =.5V +5 o C m Output Current (Source) IOH5 = 5V, VOUT =.6V +5 o C m Output Current (Source) IOH5 = 5V, VOUT =.5V +5 o C m Output Current (Source) IOH = V, VOUT = 9.5V +5 o C - -. m Output Current (Source) IOH5 = 5V, VOUT = 3.5V +5 o C m N Threshold Voltage VNTH = V, ISS = - +5 o C V P Threshold Voltage VPTH = 0V, IDD = +5 o C V Functional F =.8V, VIN = or GND 7 +5 o C VOH > VOL < V = 0V, VIN = or GND 7 +5 o C / / = 8V, VIN = or GND 8 +5 o C = 3V, VIN = or GND 8 Input Voltage Low (Note ) VIL = 5V, VOH >.5V, VOL < 0.5V,, 3 +5 o C, +5 o C, -.5 V Input Voltage High (Note ) Input Voltage Low (Note ) Input Voltage High (Note ) NOTS: VIH = 5V, VOH >.5V, VOL < 0.5V,, 3 +5 o C, +5 o C, V VIL VIH = 5V, VOH > 3.5V, VOL <.5V = 5V, VOH > 3.5V, VOL <.5V. ll voltages referenced to device GND, 0% testing being implemented.. Go/No Go test with limits applied to inputs.,, 3 +5 o C, +5 o C, - V,, 3 +5 o C, +5 o C, - V 3. For accuracy, voltage is measured differentially to. Limit is 0.050V max. FN336 Rev 0.00 Page of
3 CD555MS, CD556MS TL. C LCTRICL PRFORMNC CHRCTRISTICS GROUP LIMITS PRMTR SYMOL CONDITIONS (NOT, ) SUGROUPS TMPRTUR MIN MX UNITS Propagation Delay TPHL = 5V, VIN = or GND 9 +5 o C - 0 ns or Input to any Output TPLH, +5 o C, - 59 ns Propagation Delay TPHL = 5V, VIN = or GND 9 +5 o C - 00 ns to any Output TPLH, +5 o C, - 50 ns Transition Time TTHL = 5V, VIN = or GND 9 +5 o C - 00 ns TTLH, +5 o C, - 70 ns NOTS:. CL = 50pF, RL = 00K, Input TR, TF <.. and +5 o C limits guaranteed, 0% testing being implemented. TL 3. LCTRICL PRFORMNC CHRCTRISTICS LIMITS PRMTR SYMOL CONDITIONS NOTS TMPRTUR MIN MX UNITS Supply Current IDD = 5V, VIN = or GND,, +5 o C o C - 50 = V, VIN = or GND,, +5 o C - +5 o C = 5V, VIN = or GND,, +5 o C - +5 o C Output Voltage VOL = 5V, No Load, +5 o C, +5 o C, - 50 mv Output Voltage VOL = V, No Load, +5 o C, +5 o C, Output Voltage VOH = 5V, No Load, +5 o C, +5 o C, Output Voltage VOH = V, No Load, +5 o C, +5 o C, - 50 mv.95 - V V Output Current (Sink) IOL5 = 5V, VOUT = 0.V, +5 o C m m Output Current (Sink) IOL = V, VOUT = 0.5V, +5 o C m.6 - m Output Current (Sink) IOL5 = 5V, VOUT =.5V, +5 o C. - m. - m Output Current (Source) IOH5 = 5V, VOUT =.6V, +5 o C m m Output Current (Source) IOH5 = 5V, VOUT =.5V, +5 o C m m Output Current (Source) IOH = V, VOUT = 9.5V, +5 o C m m Output Current (Source) IOH5 =5V, VOUT = 3.5V, +5 o C - -. m - -. m Input Voltage Low VIL = V, VOH > 9V, VOL < V, +5 o C, +5 o C, - 3 V Input Voltage High VIH = V, VOH > 9V, VOL < V, +5 o C, +5 o C, 7 - V FN336 Rev 0.00 Page 3 of
4 CD555MS, CD556MS Propagation Delay or Input to any Output Propagation Delay to any Output TL 3. LCTRICL PRFORMNC CHRCTRISTICS (Continued) PRMTR SYMOL CONDITIONS NOTS TMPRTUR TPHL TPLH TPHL TPLH = V,, 3 +5 o C - 90 ns = 5V,, 3 +5 o C - ns = V,, 3 +5 o C - 70 ns = 5V,, 3 +5 o C - 30 ns Transition Time TTHL = V,, 3 +5 o C - 0 ns TTLH = 5V,, 3 +5 o C - 80 ns Input Capacitance CIN ny Input, +5 o C pf NOTS:. ll voltages referenced to device GND.. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics. 3. CL = 50pF, RL = 00K, Input TR, TF <. MIN LIMITS MX UNITS TL. POST IRRDITION LCTRICL PRFORMNC CHRCTRISTICS LIMITS PRMTR SYMOL CONDITIONS NOTS TMPRTUR MIN MX UNITS Supply Current IDD = 0V, VIN = or GND, +5 o C - 5 N Threshold Voltage VNTH = V, ISS = -, +5 o C V N Threshold Voltage VTN = V, ISS = -, +5 o C - V Delta P Threshold Voltage VTP = 0V, IDD =, +5 o C 0..8 V P Threshold Voltage VTP = 0V, IDD =, +5 o C - V Delta Functional F = 8V, VIN = or GND = 3V, VIN = or GND +5 o C VOH > / Propagation Delay Time TPHL TPLH NOTS:. ll voltages referenced to device GND.. CL = 50pF, RL = 00K, Input TR, TF <. VOL < / = 5V,, 3, +5 o C -.35 x +5 o C Limit 3. See Table for +5 o C limit.. Read and Record V ns TL 5. URN-IN ND LIF TST DLT PRMTRS +5 o C PRMTR SYMOL DLT LIMIT Supply Current - MSI- IDD.0 Output Current (Sink) IOL5 0% x Pre-Test Reading Output Current (Source) IOH5 0% x Pre-Test Reading TL 6. PPLICL SUGROUPS CONFORMNC GROUP MIL-STD-883 MTHOD GROUP SUGROUPS RD ND RCORD Initial Test (Pre urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 Interim Test (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 Interim Test (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 PD (Note ) 0% 500, 7, 9, Deltas Interim Test 3 (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 FN336 Rev 0.00 Page of
5 CD555MS, CD556MS TL 6. PPLICL SUGROUPS MIL-STD-883 CONFORMNC GROUP MTHOD GROUP SUGROUPS RD ND RCORD PD (Note ) 0% 500, 7, 9, Deltas Final Test 0% 500, 3, 8, 8,, Group Sample 5005,, 3, 7, 8, 8, 9,, Group Subgroup -5 Sample 5005,, 3, 7, 8, 8, 9,,, Deltas Subgroups,, 3, 9,, Subgroup -6 Sample 5005, 7, 9 Group D Sample 5005,, 3, 8, 8, 9 Subgroups, 3 NOT:. 5% Parameteric, 3% Functional; Cumulative for Static and. TL 7. TOTL DOS IRRDITION CONFORMNC GROUPS MIL-STD-883 MTHOD TST RD ND RCORD PR-IRRD POST-IRRD PR-IRRD POST-IRRD Group Subgroup 5005, 7, 9 Table, 9 Table TL 8. URN-IN ND IRRDITION TST CONNCTIONS OSCILLTOR FUNCTION OPN GROUND 9V -0.5V 50kHz 5kHz PRT NUMR CD555MS & CD556MS Static urn-in - 7, , 8, Note Static urn-in - 7, , 3-6 Note Dynamic urn- -, 8, 5 6-7, 9 -, 3, 3 In Note Irradiation Note NOT:. ach pin except and GND will have a series resistor of K 5%, = 8V 0.5V. ach pin except and GND will have a series resistor of 7K 5%; Group, Subgroup, sample size is dice/wafer, 0 failures, = V 0.5V Logic Diagrams () 3(3) () 5() 6() () 3(3) () 5() 6() (5) 7(9) (5) 7(9) LL INPUTS PROTCTD Y CMOS PROTCTION NTWORK LL INPUTS PROTCTD Y CMOS PROTCTION NTWORK FIGUR. CD55RMS LOGIC DIGRM ( OF IDNTICL CIRCUITS) FIGUR. CD556MS LOGIC DIGRM ( OF IDNTICL CIRCUITS) FN336 Rev 0.00 Page 5 of
6 CD555MS, CD556MS TRUTH TL INPUTS NL SLCT OUTPUTS CD555MS OUTPUTS CD556MS X X X = Don t Care Logic High Logic 0 Low Typical Performance Characteristics OUTPUT LOW (SINK) CURRNT (IOL) (m) MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = 5V V 5V OUTPUT LOW (SINK) CURRNT (IOL) (m) MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = 5V V 5V DRIN-TO-SOURC VOLTG (VDS) (V) FIGUR 3. TYPICL OUTPUT LOW (SINK) CURRNT CHRCTRISTICS DRIN-TO-SOURC VOLTG (VDS) (V) FIGUR. MINIMUM OUTPUT LOW (SINK) CURRNT CHRCTRISTICS DRIN-TO-SOURC VOLTG (VDS) (V) MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = -5V -V -5V OUTPUT HIGH (SOURC) CURRNT (IOH) (m) DRIN-TO-SOURC VOLTG (VDS) (V) MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = -5V -V -5V OUTPUT HIGH (SOURC) CURRNT (IOH) (m) FIGUR 5. TYPICL OUTPUT HIGH (SOURC) CURRNT CHRCTRISTICS FIGUR 6. MINIMUM OUTPUT HIGH (SOURC) CURRNT CHRCTRISTICS FN336 Rev 0.00 Page 6 of
7 CD555MS, CD556MS Typical Performance Characteristics (Continued) PROPGTION DLY TIM (tplh, tphl) (ns) MINT TMPRTUR (T ) = +5 o C SUPPLY VOLTG () = 5V 50 V 0 5V LOD CPCITNC (CL) (pf) PROPGTION DLY TIM (tplh, tphl) (ns) MINT TMPRTUR (T ) = +5 o C SUPPLY VOLTG () = 5V 50 0 V 5V LOD CPCITNC (CL) (pf) FIGUR 7. TYPICL PROPGTION DLY TIM vs LOD CPCITNC ( OR INPUT TO NY OUTPUT) FIGUR 8. TYPICL PROPGTION DLY TIM vs LOD CPCITNC ( INPUTS TO NY OUTPUT) PROPGTION DLY TIM (tplh, tphl) (ns) MINT TMPRTUR (T ) = +5 o C NY INPUT INPUT SUPPLY VOLTG () = 5V TRNSITION TIM (tthl, ttlh) (ns) MINT TMPRTUR (T ) = +5 o C SUPPLY VOLTG () = 5V 0 V 5V LOD CPCITNC (CL) (pf) FIGUR 9. TYPICL PROPGTION DLY TIM vs SUPPLY VOLTG DYNMIC POWR DISSIPTION (PD) ( W) INPUT FRQUNCY (f) (khz) FIGUR. TYPICL TRNSITION TIM vs LOD CPCI- TNC MINT TMPRTUR (T ) = +5 o C SUPPLY VOLTG () = 5V LOD CPCITNC (CL) = 50pF FIGUR. TYPICL DYNMIC POWR DISSIPTION vs FRQUNCY 6 8 = V CL = 5pF = 5V CL = 50pF = V CL = 50pF FN336 Rev 0.00 Page 7 of
8 CD555MS, CD556MS INPUT INPUT tplh tphl tphl tplh ttlh tthl OUTPUT tthl ttlh OUTPUT fi = MHz, DUTY CYCL fi = MHz, DUTY CYCL FIGUR. CD555MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS FIGUR 3. CD556MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS tphl tplh INPUT tplh tphl INPUT OUTPUT OUTPUT tthl ttlh ttlh tthl fi = MHz, DUTY CYCL fi = MHz, DUTY CYCL FIGUR. CD555MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS FIGUR 5. CD556MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS pplications INPUTS SLCT DT /6 CD555MS /6 CD069MS OUTPUTS TRUTH TL SLCT INPUTS OUTPUTS 0 0 DT DT DT DT FIGUR 6. OF LIN DT DMULTIPLXR USING CD555MS FN336 Rev 0.00 Page 8 of
9 CD555MS, CD556MS pplications (Continued) CD555MS TRUTH TL DCODR INPUTS C Q Q5 Q6 Q7 OUTPUTS INPUTS Q OUTPUTS C /6 CD069MS OR QUIV FIGUR 7. OF 8 DCODR USING CD555MS CD555MS DCODR INPUTS Q Q5 Q6 Q7 C D / CD556MS Q8 Q9 0 OUTPUTS 3 5 FIGUR 8. OF 6 DCODR USING CD555MS ND CD556MS FN336 Rev 0.00 Page 9 of
10 CD555MS, CD556MS TRUTH TL INPUTS Q OUTPUTS D C X X X X = Don t Care Chip Dimensions and Pad Layouts CD555MSH CD556MSH Dimensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (-3 inch). MTLLIZTION: Thickness: kå kå, L. PSSIVTION:.kÅ - 5.6kÅ, Silane OND PDS: 0.00 inches X 0.00 inches MIN DI THICKNSS: inches inches FN336 Rev 0.00 Page of
11 CD555MS, CD556MS Copyright Intersil mericas LLC 999. ll Rights Reserved. ll trademarks and registered trademarks are the property of their respective owners. For additional products, see Intersil products are manufactured, assembled and tested utilizing ISO900 quality systems as noted in the quality certifications found at Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. ccordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see FN336 Rev 0.00 Page of
DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationNAND R/S - CD4044BMS Q VDD
DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationDATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers
DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and
More informationDATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description
ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B
More informationDATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
More informationDATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram
HI-39 Dual SPDT CMOS nalog Switch NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLCEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DTSHEET FN7 Rev 1. ugust The Hl-39
More informationCD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates
CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio
More informationDATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.
DATASHEET CD3BMS CMOS Quad Exclusive-OR Gate FN335 Rev. Features Piout High Voltage Tye (V Ratig) Medium-Seed Oeratio - tphl, tplh = 5s (ty) at =, CL = 5F CD3BMS TOP VIEW 1% Tested for Quiescet Curret
More informationDATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.
ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.
More informationDATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.
DATASHEET ARI 429 Bus Interface Line Driver Circuit FN2963 Rev 3.00 The is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARI 429. This device
More informationFeatures. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)
DATASHEET EL76 High Performance Pin Driver The EL76 high performance pin driver with three-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this part an
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationHCF4555B DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT HIGH ON SELECT
DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT HIGH ON SELECT EXPANDABLE WITH MULTIPLE PACKAGES STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V
More informationObsolete Product(s) - Obsolete Product(s)
DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT LOW ON SELECT EXPANDABLE WITH MULTIPLE PACKAGES STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More information.EXPANDABLE WITH MULTIPLE PACKAGES
HCC/HCF4555B HCC/HCF4556B DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS 4555B OUTPUTS HIGH ON SELECT 4556B OUTPUTS LOW ON SELECT.EXPANDABLE WITH MULTIPLE PACKAGES STANDARD, SYMMETRICAL OUTPUT CHAR- ACTERISTICS
More informationDATASHEET. Features. Applications EL7155. High Performance Pin Driver. FN7279 Rev 3.00 Page 1 of 10. October 24, FN7279 Rev 3.
DATASHEET EL71 High Performance Pin Driver FN779 Rev 3. The EL71 high performance pin driver with 3-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this
More informationHigh Speed Quad SPST CMOS Analog Switch
High Speed Quad SPST CMOS Analog Switch HI-21HS/883 The HI-21HS/883 is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. This integrated circuit consists of four
More informationCD4089 CMOS Binary Rate Multiplier
9 MOS inary Rate Multiplier Features igh Voltage Type (V Rating) ascadable in Multiples of its Set to Input and etect Output % Tested for Quiescent urrent at V V, V and V Parametric Ratings Standardized
More informationDG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.
Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationSN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNH8, SNH8 -LINE TO 8-LINE DEODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify ascading and/or Data Reception
More informationSN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More informationDATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer
DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.
More informationHCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B
HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE CAPABILITY OF DRIING TWO LOW POWER TTL LOADS, TWO HTL LOADS, OR ONE LOW
More informationDPDT CMOS Analog Switch
DPDT CMOS nalog Switch HI-5046/883 This CMOS analog switch offers low-resistance switching performance for analog voltages up to the supply rails and for signal currents up to 70m. ON resistance is low
More informationDATASHEET ISL7457SRH. Features. Related Literature. Applications. Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver
DATASHEET ISL747SRH Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver FN6874 Rev.3.00 The ISL747SRH is a radiation hardened, SEE hardened, high speed, non-inverting, quad CMOS driver. It
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More informationCA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5
Data Sheet August FN8. General Purpose NPN Transistor Array The consists of five general-purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected
More informationStandard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010
Standard Products UT54ACS9/UT54ACTS9 Dual -Line to 4-Line Decoders/Demultiplexers Datasheet November 00 www.aeroflex.com/logic FEATURES Incorporates two enable inputs to simplify cascading and/or data
More informationDATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.
DATASHEET EL77 0MHz Non-Inverting Quad CMOS Driver FN788 Rev.00 The EL77 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 0MHz and features A peak drive capability
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.
M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More informationSN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES
SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationHCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER
HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER ENCODES 10 LINE TO 4 LINE BCD ACTIE LOW INPUTS AND OUTPUTS STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERIZATION 100 % TESTED FOR QUIESCENT CURRENT. AT
More informationFeatures OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V
M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. HIGH SPEED tpd = 22 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationFigure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT
The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More informationMC14555B, MC14556B. Dual Binary to 1 of 4 Decoder/Demultiplexer
MC, MC6 Dual inary to of Decoder/Demultiplexer The MC and MC6 are cotructed with complementary MOS (CMOS) enhancement mode devices. ach Decoder/Demultiplexer has two select inputs ( and ), an active low
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.
M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. HIGH SPEED tpd = 15 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V
M54HC133 M74HC133 13 INPUT NAND GATE. HIGH SPEED tpd = 13 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationM74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)
3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 16ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationSN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
More informationObsolete Product(s) - Obsolete Product(s)
3 TO 8 LINE DECODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationDATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.
DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil
More informationQuad 2-input NAND gate
Quad 2-input NAND gate BU40B / BU40BF / BU40BF The BU40B, BU40BF, and BU40BF are dual-input positive logic NAND gates. Four circuits are contained on a single chip. An inverter-based buffer has been added
More informationDATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev.00 August 00 The HS-0RH and HS-0RH are radiation hardened analog
More information. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP.
M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING). HIGH SPEED t PD = 16 ns (TYP.) at V CC =5V.LOW POWER DISSIPATION ICC =4µAATTA =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION DELAYS
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More informationDATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4.
DATASHEET HMU16, HMU17 16 x 16-Bit CMOS Parallel Multipliers The HMU16 and HMU17 are high speed, low power CMOS 16-bit x 16-bit multipliers ideal for fast, real time digital signal processing applications.
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More informationHCF4532B 8-BIT PRIORITY ENCODER
8-BIT PRIORITY ENCODER CONVERTS FROM 1 TO 8 TO INPUTS BINARY PROVIDES CASCADING FEATURE TO HANDLE ANY NUMBER OF INPUTS GROUP SELECT INDICATES ONE OR MORE PRIORITY INPUTS QUIESCENT CURRENT SPECIFIED UP
More informationCD4071, CD4072 CD4075
, MOS OR ate eatures igh-voltage Tyes (V Ratig) MS Quad -Iut OR ate MS ual -Iut OR ate MS Trile -Iut OR ate Medium Seed Oeratio: - tpl, tpl = s (ty) at V % Tested for Quiescet urret at V Maximum Iut urret
More informationRM3283. Dual ARINC 429 Line Receiver
Dual RINC 9 Line Receiver www.fairchildsemi.com Features Two separate analog receiver channels Converts RINC 9 levels to serial data Built-in TTL compatible complete channel test inputs TTL and CMOS compatible
More informationObsolete Product(s) - Obsolete Product(s)
BCD TO DECIMAL DECODER HIGH SPEED : t PD = 14ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationSN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)
SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic
More informationMM74HC138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features
More informationMM74HC154 4-to-16 Line Decoder
4-to-16 Line Decoder General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP.
M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. HIGH SPEED tpd = 28 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More informationM74HC20TTR DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationObsolete Product(s) - Obsolete Product(s)
8-BIT PRIORITY ENCODER CONVERTS FROM 1 TO 8 TO INPUTS BINARY PROVIDES CASCADING FEATURE TO HANDLE ANY NUMBER OF INPUTS GROUP SELECT INDICATES ONE OR MORE PRIORITY INPUTS QUIESCENT CURRENT SPECIFIED UP
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationSN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops.
More informationHIGH SPEED TRANSISTOR OPTOCOUPLERS
DESCRIPTION The HCPL05XX, and HCPL04XX optocouplers consist of an AlGaAs LED optically coupled to a high speed photodetector transistor housed in a compact pin small outline package. A separate connection
More informationM74HCT688TTR 8 BIT EQUALITY COMPARATOR
8 BIT EQUALITY COMPARATOR HIGH SPEED: t PD = 21ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationMM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationPO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationObsolete Product(s) - Obsolete Product(s)
DUAL 4 CHANNEL MULTIPLEXER 3 STATE OUTPUT HIGH SPEED: t PD = 16ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationMM74HC139 Dual 2-To-4 Line Decoder
MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications.
More informationObsolete Product(s) - Obsolete Product(s)
8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I
More informationMM74HCT138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits
More informationM74HC147TTR 10 TO 4 LINE PRIORITY ENCODER
10 TO 4 LINE PRIORITY ENCODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationMM74HC74A Dual D-Type Flip-Flop with Preset and Clear
MM74HC74A Dual D-Type Flip-Flop with Preset and Clear General Description The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part.
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )
MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters General Description These gates are monolithic complementary MOS (CMOS) integrated circuits
More informationCD4021BC 8-Stage Static Shift Register
8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationStandard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010
Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply
More informationMM54HC08 MM74HC08 Quad 2-Input AND Gate
MM54HC08 MM74HC08 Quad 2-Input AND Gate General Description These AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More informationSN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SNH, SNH 8-Line to -Line Multiplexers an Perform as: oolean Function enerators Parallel-to-Serial onverters Data Source Selectors Package Options Include Plastic Small-Outline (D) and eramic Flat () Packages,
More informationDual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More informationStandard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010
Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5
More informationLow Voltage 2-1 Mux, Level Translator ADG3232
Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection
More information74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)
3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 7.6 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER
More informationINTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
More informationHIGH SPEED TRANSISTOR OPTOCOUPLERS
SINGLECHANNEL: PACKAGE SCHEMATIC N/C V CC + V CC V F + V F 7 V B _ 7 V 0 _ V O _ V 0 V F N/C 4 5 GND + 4 5 GND,,, Pin 7 is not connected in Part Number / DESCRIPTION The /, / and / optocouplers consist
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationHCC/HCF40181B 4-BIT ARITHMETIC LOGIC UNIT
4-BIT ARITHMETIC LOGIC UNIT FULL LOOK-AHEAD CARRY FOR SPEED OPERATIONS ON LONG WORDS GENERATES 16 LOGIC FUNCTIONS OF TWO BOOLEAN ARIABLES GENERATES 16 ARITHMETIC FUNCTIONS OF TWO 4-BIT BINARY WORDS A =
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationCD54/74AC153, CD54/74ACT153
CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject
More informationStandard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010
Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available
More informationMM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.
ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. HIGH SPEED tpd = 13 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More information