BTCE19, BTCSE19, BTEE19, BTETE19,BTME19 III SEMESTER B.TECH EXAMINATION, JANUARY-2013 MATHEMATICS III Time: 3 Hours Max. Marks: 75

Size: px
Start display at page:

Download "BTCE19, BTCSE19, BTEE19, BTETE19,BTME19 III SEMESTER B.TECH EXAMINATION, JANUARY-2013 MATHEMATICS III Time: 3 Hours Max. Marks: 75"

Transcription

1 BTCE9, BTCSE9, BTEE9, BTETE9,BTME9 SEMESTER B.TECH EXAMNATON, JANUARY-03 MATHEMATCS Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) u u Q. f log Prove that x y (05) x y Q. Find the complete solution of the partial differential equation pq p q 0. (0) Q.3 Prove that the rectangular solid of maximum volume which can be inscribed in a sphere is cube. (0) Q. 4 A tightly stretched string with fixed and points x = 0 and x = is initially at rest in it s equilibrium position. f it is set vibrating by given each point a velocity kx( x) find displacement at any point of the string at any time t. (0) Q. 5 (a) Solve (D DD )z = cosx coszy (b) eliminate the arbitrary function f from Z = f(x +y ) and form the PDE (0) GROUP B : Answer any three questions. (Question No. 6 is compulsory) ' Q.6 Solve (D 5DD D' ) z 0 (05) Q.7 Find Laplace transform of the following periodic functions t 0 t f ( t) (0) t t Q. 8 Apply picard s method to find y(0, ) and y(0, ) given the first order ODE equation. dy x x y and y(0) = (0) dx Q. 9 (a) f u = sin (x + y ) 5 Prove that, u u u x xy y tan u. x x y y 5 (b) Solve p tanx + q tany = tanz (0) Q. 0 State and prove connelution theorem. Hence evaluate L s(s (0) a )

2 GROUP C: All Questions are Compulsory. Q. Fill in the blanks (each question carries marks) (i) f f(x,y,z)= 0 then x/ y. y/ z. z/ x = (ii) f z = f ( x, y) then x is known as error. (iii) f u & v are the functions of x & y, then ( u, v) / ( x, y) X ( x, y) / ( u, v) = (iv) (x, y)/ ( r, ) X ( r, ) / ( x, y) = L[ e at t n ] = Q. Multiple choice question. (Each question carries marks) (i) The partial differential equation of all spheres whose centre lies on z- axis is (a) py =qx (b) p =qx (c) py =q (d)py -qx (ii) f f(x) = x sin x in (-, ),then value of b n = (a) (b) 0 (c) (d)- (iii) The equation of heat flow in one dimension is (a) u/ t =c u/ x (b) u/ t =c u/ x (c) u/ t =c u/ x (d) u/ t =c u/ x (iv) Laplace transform of (t sin t) is (a) s/(+ s) (b) s/(+ s ) (c) s/(+ s ) (d) s/(+ s ) u/ x + u/ y = f(x,y) is known as (a) Linear equation (b) Poisson equation (c) Hyperbolic (d)quadratic equation Q.3 True or false (each question carries mark). (i) sin - (x + y )/ (x + y ) is a Homogeneous function (ii) f z = f(x,y), then dz = f/ x. dx + f/ y. dy. (iii) L - [ /s] =. (iv) By removing arbitrary constant partial differential equations can be solved. The error occurred due to omission of some values is refereed as truncation error. f x for 0 0 for x x ******

3 BTCSE0 SEMESTER B.TECH EXAMNATON, JANUARY-03 SWTCHNG CRCUTS & LOGC DESGN Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) Q. Why Nand gate & Nor gate are called universal gate. (05) Q. Find the minterms of the following Booleon expression by first Plotting each function in a map (0) (a) xy yz xy' z (b) C ' D ABC' ABD' AB' D (c) Wxy x' z' wxz Q.3 Design a Combinational Circuit that converts a 3-bit Gray Code number to a 3-bit straight binary number mplement the circuit with exclusive - OR gates. (0) Q.4 What is the difference between a serial & Parallel transfer? Explain how to convert serial data to parallel & parallel data to serial. What type of register is needed? (0) Q.5 What is a CMOS? Explain CMOS characteristics? (0) GROUP B : Answer any three questions. (Question No. 6 is compulsory) Q.6 Write the Postulates of Boolean Algebra. (05) Q.7 Obtain Exclusive-OR gate and Exclusive-NOR gate using AND gate. OR gate and NOT gate. (0) Q.8 Express the function F x y x z in a product of maxterm form. (0) Q.9 Simplify the following Boolean function using K-map. F ( w, x, y, z) (0,,, 4,5,6,8,9,,3,4) (0) Q.0 Explain BCD To 7 segment Decoder. (0) GROUP C: All Questions are Compulsory. Q. Fill in the blanks (each question carries marks) (i) (ii) (iii) (iv) The flip-flops are widely used in digital systems as. The Binary equivalent of decimal 5 is.. The output is high only when all inputs are high, it is gate. f two input of a NAND gate are connected to each other, the resultant output will be gate. The minimum number of flip-flops needed to construct a BCD decoder counter is. Q. Multiple choice question. (Each question carries marks)

4 (i) The Truth Table of a logic circuit lists :- (a) All possible inputs (b) All possible outputs (c) Both of them (d) None of them (ii) NAND and NOR gates are called universal gates, because (a) They are universally manufactured. (b) They can perform all other logic functions too. (c) They are basically same in design. (d) They can be used as amplifiers. (iii) n general, a logic gate whose all output entries are logic 0 except one entry that is is (a) either AND or NOR (b) either NAND or NOR (c) either EX-OR or EX-NOR (d) either AND or OR (iv) f two input of a NAND gate are connected to each other, the resultant output will be gate. (a) AND (b) OR (c) NOT (c) XOR The flip-flops are widely used in digital systems as (a) Counters & Registers (b) Calculators (d)electronic Organs (e)alog-to-digital Converters Q.3 True or false (each question carries mark). (i) (ii) (iii) (iv) NAND and NOR gates are called universal gates. Modern computers communicate and operate with binary numbers. ROM and RAM are combinational and sequential logic respectively. Output section contains OR gates to produce the desired function An encoder performs just a reverse decoder function. ******

5 BTCSE/BTEE/BTETE SEMESTER B.TECH EXAMNATON, JANUARY-03 SGNALS & NETWORK Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) Q. Write the properties of the system function. (05) Q. For the resistive two port network of following figure find (0) (a) G ' (b) Z ' (c) Y ' Q. 3 n the circuit shown in following figure find the voltage at node, and the current. Assume the direction of current as shown. (0) Q.4 With the help of necessary sketches, explain the constructional details of the UJT with its applications. (0) Q.5 A capacitor of 5 F being charged initially to 0 is connected to a resistance of 0k and is allowed to discharge through it by switching of a switch k. Find the expression of discharging current. (0) GROUP B : Answer any three questions. (Question No. 6 is compulsory) Q.6 What is Linear & Non- liner signal? (05) Q.7 Explain (a) Time invariant & time variant network. (b) Casual & Non-casual Network (0) Q.8 What is meant by system function & explain mpedance, Admittance, oltage ratio transfer function & current ratio transfer function. (0) Q.9 Explain impulse response of series RC network. (0) Q.0 Explain driving point function & Transfer function for any network. (0)

6 GROUP C: All Questions are Compulsory. Q. Fill in the blanks (each question carries marks) (i) n electrical sense, the signal can be. (ii) f the signals are represented with respect to as an independent variable. t is called frequency domain representation. (iii) A is a set of branches of graph of a network that do not contain any loops. (iv) The path directly joining two nodes is called. are the branches of the network & graph which are removed in order to from a tree. Q. Multiple choice question. (Each question carries marks)] (i) Driving point impedance ( Z ) is given by (a) (b) (c) (ii) Reverse transfer impedance ( Z ) is given by (d) (a) (b) (c) (iii) Driving point admittance (y ) is given by (a) (b) (c) (iv) Forward transfer admittance (y ) is given by (a) (b) Which of the following condition is not correct for symmetric networks. (a) Z Z (b) Y = Y (c) h h h h = (d) A D Q.3 True or false (each question carries mark). (i) h is called short circuit input impedance. (ii) There is a definite relationship linking the number of branches and links of a given network which is given by l = b n +. (iii) Constant voltage source in S-domain is represented by (s). (iv) Time dependent voltage source = f(t) in S domain is represented by /S. Constant current source, in S-domain is represented by /S. (c) (d) (d) (d) ******

7

8 BTCSE,BTEE,BTETE SEMESTER B.TECH EXAMNATON, JANUARY-03 DGTAL ELECTRONCS Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) Q. What are flip flop and counter excitation tables? (05) Q. What is the difference between synchronous and asynchronous presetting in counters? How can be presentable counters be used to construct counters with variable modules? (0) Q.3 Briefly describe how the hardware of an asynchronous UP-counter differs from that of a DOWN counter. (0) Q.4 Draw the RAM architecture and briefly describe it. (0) Q.5 Draw the timing diagrams during READ and WRTE operation of SRAM. (0) GROUP B : Answer any three questions. (Question No. 6 is compulsory) Q.6 Write advantages of digital system. (05) Q.7 Write short note on gray code. (0) Q.8 Represent (39) 0 & (46) 0 in (0) (a) s complement representation. (b) s complement representation Q.9 State and Explain different laws of Boolean algebra. (0) Q.0 Design half adder and full adder circuit. (0) GROUP C: All Questions are Compulsory. Q. Fill in the blanks (each question carries marks) (i) (ii) (iii) (ii) Adding (4)6 to (FE)6 produces A is a digital function that produces the arithmetic sum of two binary numbers in parallel. The MOS conducts when its gate to source voltage is positive OR Logic is logic Data selectors are basically the same as Q. Multiple choice question. (Each question carries marks) (i) ASC is (a)american standard code of information institution

9 (ii) (iii) (iv) (b)american standardized convert international information (c)american standardized convert information institution (d)american standard code of information intercharge SOP is (a)standard of product (b)standard of pass (c)sum of product (d)sum of pass D flipflop stands for (a)delay FF (b)data FF (c)decay FF (d)del FF AND logic is (a)subtraction logic (b)addition logic (c)multiplication logic (d)division logic Standard SOP form consist of (a)min term (b)max term (c)multiple terms (d)minimized terms Q.3 True or false (each question carries mark). (i) NOR gate is universal gate (ii) RAM is random access memory (iii) Byte is group of 6 bits (iv) Following symbol for MAND gate PSO is parallel in serial out. ******

10 BTCSE3, BTEE3, BTETE3, BTME3 SEMESTER B.TECH EXAMNATON, JANUARY- 03 ELECTRCAL MACHNES Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) Q. Determine the current distribution in each branch for the circuit? (05) Q. How can the parameters of the equivalent circuit of transformer be determined? Draw the necessary circuits and derive the equations. (0) Q.3 Calculate the capacitance of the metal plates of are 4 m and separated by a dielectric of 3mm thick and of relative permittivity 6. f the electric field strength in the dielectric is 600 v/m. Calculate the total charge on each plate? (0) Q.4 What will be the values of capacitance, charge & energy, if the capacitance of a parallel plate capacitor with area of 600cm and a dielectric thickness of.5mm when dielectric is air, if the Capacitor is charged 00volts? (0) Q.5 A dc series motor is coupled to a mechanical load whose torque requirement varies as the square of speed. Assume that the magnetic circuit is unsaturated. When the motor is supplied at 300, the speed and armature current are 350 rpm and 30 A. t is desired that speed should be 500 rpm. Find the applied voltage and armature current. Armature and series field resistances are 0. each. (0) GROUP B : Answer any three questions. (Question No. 6 is compulsory) Q.6 What are the types of DC motor & its application? (05) Q.7 Explain working of synchronous motor. (0) Q.8 Using Nodal voltage method find the current is a 4 resistance for the n/w shown bellow. (0) 3Ω Ω Ω 4Ω 4 Q.9 Distinguish between conductor & insulator. (0) 4

11 Q.0 What are the starting methods of synchronous motor, Explain any one method. (0) GROUP C: All Questions are Compulsory. Q. Fill in the blanks (each question carries marks) (i) (ii) (iii) (iv) emf equation of alternator is n dc series motor torque is directly proportional to of armature current. n lap winding no. of poles to no. of parallel path. From short circuit test we determine. The efficiency of transformer is maximum when copper losses to iron losses. Q. Multiple choice question. (Each question carries marks)] (i) (ii) (iii) (iv) n a dc compound generator flat compound characteristic is obtained by connecting variable resistance. (a) across the series field (b) in series with series field (c) in parallel with shunt field (d) in series with shunt field What are the effect of armature reaction (a) cross magnetizing (b) magnetizing (c) de-magnetizing (d) all of above smaller air gap in polyphase.m. helps to (a) reduce the chances of crawling (b) increase starting torque (c) reduce chance of logging (d) reduce magnetizing current The dummy coils in DC machine are useful to (a) increase efficiency (b) imprese commutation (c) reduce cost of machine (d) none of above Direction of dc series motor can be changed (a) by interchanging supply terminal (b) by interchanging field terminal (c) either changing supply terminal or interchanging field terminals (d) by interchanging supply terminal as well as field terminal Q.3 True or false (each question carries mark). (i) The synchronous reactance is reactance due to armature reaction of machine (ii) n full pitch coil the coil span and pole pitch are equal (iii) The maximum torque will depend on rotor resistance (iv) The use of higher fluse density in the transformer design increase weight per KA. The power factor of a synchronous motor is independent of its excitation.

12 ******

13 BTCSE4P- SEMESTER B TECH N COMPUTER ENGNEERNG EXAMNATONJANUARY-03 ELECTRCAL MACHNES Time: hours (5X5=5). ANSWER ALL QUESTONS.. State & explain reciprocity theorem & millman theorem.. How can a delta circuit be converted into a star circuit? 3. Explain compound motor & series motor. 4. Why synchronous motor is not self starting? 5. State and explain Kirchhoff's law.

14 BTCSE5P- SEMESTER B TECH N COMPUTER ENGNEERNG EXAMNATON JANUARY-03 SGNALS&NETWORKS Time: hours (5X5=5). ANSWER ALL QUESTONS.. What are different types of network?. What is incidence matrix? 3. What are network variables? 4. What is transfer function? 5. What is complex frequency?

Sample Test Paper - I

Sample Test Paper - I Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

More information

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours

More information

vidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A

More information

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure. I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient

More information

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES EC 216(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN

More information

DE58/DC58 LOGIC DESIGN DEC 2014

DE58/DC58 LOGIC DESIGN DEC 2014 Q.2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5. Since, r=5

More information

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits. CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!

More information

Chapter 7. Sequential Circuits Registers, Counters, RAM

Chapter 7. Sequential Circuits Registers, Counters, RAM Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage

More information

Chapter 7 Logic Circuits

Chapter 7 Logic Circuits Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary

More information

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary Number System Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary BOOLEAN ALGEBRA BOOLEAN LOGIC OPERATIONS Logical AND Logical OR Logical COMPLEMENTATION

More information

MC9211 Computer Organization

MC9211 Computer Organization MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra

More information

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common

More information

Fundamentals of Digital Design

Fundamentals of Digital Design Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric

More information

Review: Additional Boolean operations

Review: Additional Boolean operations Review: Additional Boolean operations Operation: NAND (NOT-AND) NOR (NOT-OR) XOR (exclusive OR) Expressions: (xy) = x + y (x + y) = x y x y = x y + xy Truth table: x y (xy) x y (x+y) x y x y 0 0 1 0 1

More information

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D. Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor

More information

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max.

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max. II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN SECTION-A (4 X 15 = 60 M) 1. a) List out the Basic Theorems and Properties of Boolean Algebra. Justify with the Proof (15M) b) Explain how 1's complement

More information

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

LOGIC CIRCUITS. Basic Experiment and Design of Electronics Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output

More information

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS 1) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X -Y and (b) Y - X using 2's complements. a) X = 1010100

More information

CHAPTER 7. Exercises 17/ / /2 2 0

CHAPTER 7. Exercises 17/ / /2 2 0 CHAPTER 7 Exercises E7. (a) For the whole part, we have: Quotient Remainders 23/2 /2 5 5/2 2 2/2 0 /2 0 Reading the remainders in reverse order, we obtain: 23 0 = 0 2 For the fractional part we have 2

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each) Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]

More information

GATE 2010 Electrical Engineering

GATE 2010 Electrical Engineering GATE 2010 Electrical Engineering Q.1 Q.25 carry one mark each 1. The value of the quantity P, where P = xe dx, is equal to (A) 0 (B) 1 (C) e (D) 1/e 2. Divergence of the three-dimensional radial vector

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2017/2018 Dept. of Computer Engineering Course Title: Logic Circuits Date: 29/01/2018

More information

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534 007 DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING DIGITAL

More information

Ph.D. Qualifying Exam. Electrical Engineering Part I

Ph.D. Qualifying Exam. Electrical Engineering Part I Ph.D. Qualifying Exam February 5th, 2015 1:00-5:00pm Electrical Engineering Part I Instructions: This is a closed-book/closed-notes exam module, four hours in duration. There are ten (10) problems in this

More information

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE Estd-1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function

More information

CHAPTER1: Digital Logic Circuits Combination Circuits

CHAPTER1: Digital Logic Circuits Combination Circuits CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits Combination Circuits 1 PRIMITIVE LOGIC GATES Each of our basic operations can be implemented in hardware using a primitive logic gate.

More information

EE Branch GATE Paper 2010

EE Branch GATE Paper 2010 Q.1 Q.25 carry one mark each 1. The value of the quantity P, where, is equal to 0 1 e 1/e 2. Divergence of the three-dimensional radial vector field is 3 1/r 3. The period of the signal x(t) = 8 is 0.4

More information

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS: EKURHULENI TECH COLLEGE. No. 3 Mogale Square, Krugersdorp. Website: www. ekurhulenitech.co.za Email: info@ekurhulenitech.co.za TEL: 011 040 7343 CELL: 073 770 3028/060 715 4529 PAST EXAM PAPER & MEMO N3

More information

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL. 2017-18 XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL HALF ADDER 1. The circuit that performs addition within the Arithmetic and Logic Unit of the CPU are called adders. 2. A unit that adds two

More information

Signals and Systems Digital Logic System

Signals and Systems Digital Logic System Signals and Systems Digital Logic System Prof. Wonhee Kim Chapter 2 Design Process for Combinational Systems Step 1: Represent each of the inputs and outputs in binary Step 1.5: If necessary, break the

More information

Chap 2. Combinational Logic Circuits

Chap 2. Combinational Logic Circuits Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization

More information

Combinational Logic. Review of Combinational Logic 1

Combinational Logic. Review of Combinational Logic 1 Combinational Logic! Switches -> Boolean algebra! Representation of Boolean functions! Logic circuit elements - logic gates! Regular logic structures! Timing behavior of combinational logic! HDLs and combinational

More information

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering TIMING ANALYSIS Overview Circuits do not respond instantaneously to input changes

More information

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate

More information

Show that the dual of the exclusive-or is equal to its compliment. 7

Show that the dual of the exclusive-or is equal to its compliment. 7 Darshan Institute of ngineering and Technology, Rajkot, Subject: Digital lectronics (2300) GTU Question ank Unit Group Questions Do as directed : I. Given that (6)0 = (00)x, find the value of x. II. dd

More information

Cs302 Quiz for MID TERM Exam Solved

Cs302 Quiz for MID TERM Exam Solved Question # 1 of 10 ( Start time: 01:30:33 PM ) Total Marks: 1 Caveman used a number system that has distinct shapes: 4 5 6 7 Question # 2 of 10 ( Start time: 01:31:25 PM ) Total Marks: 1 TTL based devices

More information

Digital Logic (2) Boolean Algebra

Digital Logic (2) Boolean Algebra Digital Logic (2) Boolean Algebra Boolean algebra is the mathematics of digital systems. It was developed in 1850 s by George Boole. We will use Boolean algebra to minimize logic expressions. Karnaugh

More information

DIGITAL LOGIC CIRCUITS

DIGITAL LOGIC CIRCUITS DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES

More information

COMBINATIONAL LOGIC FUNCTIONS

COMBINATIONAL LOGIC FUNCTIONS COMBINATIONAL LOGIC FUNCTIONS Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends only on the present

More information

Digital Electronics Circuits 2017

Digital Electronics Circuits 2017 JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab in-charge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design

More information

CSC9R6 Computer Design. Practical Digital Logic

CSC9R6 Computer Design. Practical Digital Logic CSC9R6 Computer Design Practical Digital Logic 1 References (for this part of CSC9R6) Hamacher et al: Computer Organization App A. In library Floyd: Digital Fundamentals Ch 1, 3-6, 8-10 web page: www.prenhall.com/floyd/

More information

UNIVERSITI TENAGA NASIONAL. College of Information Technology

UNIVERSITI TENAGA NASIONAL. College of Information Technology UNIVERSITI TENAGA NASIONAL College of Information Technology BACHELOR OF COMPUTER SCIENCE (HONS.) FINAL EXAMINATION SEMESTER 2 2012/2013 DIGITAL SYSTEMS DESIGN (CSNB163) January 2013 Time allowed: 3 hours

More information

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept. hapter 2: Princess Sumaya Univ. omputer Engineering Dept. Basic Definitions Binary Operators AND z = x y = x y z=1 if x=1 AND y=1 OR z = x + y z=1 if x=1 OR y=1 NOT z = x = x z=1 if x=0 Boolean Algebra

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, Second Semester: 2015/2016 Dept. of Computer Engineering Course Title: Logic Circuits Date: 08/06/2016

More information

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html

More information

PG - TRB UNIT-X- DIGITAL ELECTRONICS. POLYTECHNIC-TRB MATERIALS

PG - TRB UNIT-X- DIGITAL ELECTRONICS.   POLYTECHNIC-TRB MATERIALS SRIMAAN COACHING CENTRE-PG-TRB-PHYSICS- DIGITAL ELECTRONICS-STUDY MATERIAL-CONTACT: 8072230063 SRIMAAN PG - TRB PHYSICS UNIT-X- DIGITAL ELECTRONICS POLYTECHNIC-TRB MATERIALS MATHS/COMPUTER SCIENCE/IT/ECE/EEE

More information

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)

More information

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms Chapter 2 (Lect 2) Canonical and Standard Forms Sum of Minterms Product of Maxterms Standard Form Sum of products Product of sums Other Logic Operators Logic Gates Basic and Multiple Inputs Positive and

More information

Combinational Logic. By : Ali Mustafa

Combinational Logic. By : Ali Mustafa Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output

More information

CARIBBEAN EXAMINATIONS COUNCIL

CARIBBEAN EXAMINATIONS COUNCIL CARIBBEAN EXAMINATIONS COUNCIL REPORT ON CANDIDATES WORK IN THE CARIBBEAN ADVANCED PROFICIENCY EXAMINATION MAY/JUNE 2013 ELECTRICAL AND ELECTRONIC TECHNOLOGY Copyright 2013 Caribbean Examinations Council

More information

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I : BOOLEAN ALGEBRA AND LOGIC GATES PART - A (2 MARKS) Number

More information

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr. Chapter 4 Dr. Panos Nasiopoulos Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. Sequential: In addition, they include storage elements Combinational

More information

Boolean Algebra, Gates and Circuits

Boolean Algebra, Gates and Circuits Boolean Algebra, Gates and Circuits Kasper Brink November 21, 2017 (Images taken from Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc.) Outline Last week: Von

More information

/ M Morris Mano Digital Design Ahmad_911@hotmailcom / / / / wwwuqucscom Binary Systems Introduction - Digital Systems - The Conversion Between Numbering Systems - From Binary To Decimal - Octet To Decimal

More information

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34)

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) NOTE: FOR NUMERICAL PROBLEMS FOR ALL UNITS EXCEPT UNIT 5 REFER THE E-BOOK ENGINEERING CIRCUIT ANALYSIS, 7 th EDITION HAYT AND KIMMERLY. PAGE NUMBERS OF

More information

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table Lesson Objectives In this lesson, you will learn about What are combinational circuits Design procedure of combinational circuits Examples of combinational circuit design Combinational Circuits Logic circuit

More information

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS Unit : I - V Unit : I Overview Fundamentals of Computers Characteristics of Computers Computer Language Operating Systems Generation of Computers 2 Definition of

More information

Fundamentals of Boolean Algebra

Fundamentals of Boolean Algebra UNIT-II 1 Fundamentals of Boolean Algebra Basic Postulates Postulate 1 (Definition): A Boolean algebra is a closed algebraic system containing a set K of two or more elements and the two operators and

More information

University of Toronto Faculty of Applied Science and Engineering Final Examination

University of Toronto Faculty of Applied Science and Engineering Final Examination University of Toronto Faculty of Applied Science and Engineering Final Examination ECE 24S - Digital Systems Examiner: Belinda Wang, Jianwen Zhu 2: - 4:3pm, April 26th, 24 Duration: 5 minutes (2.5 hours)

More information

Philadelphia University Faculty of Engineering

Philadelphia University Faculty of Engineering Philadelphia University Faculty of Engineering Marking Scheme Exam Paper BSc CE Logic Circuits (630211) Final Exam First semester ate: 03/02/2019 Section 1 Weighting 40% of the module total Lecturer: Coordinator:

More information

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions EE210: Switching Systems Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions Prof. YingLi Tian Feb. 15, 2018 Department of Electrical Engineering The City College of New York The

More information

EC/EE DIGITAL ELECTRONICS

EC/EE DIGITAL ELECTRONICS EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer

More information

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final

More information

ELECTRICALMACHINES-I QUESTUION BANK

ELECTRICALMACHINES-I QUESTUION BANK ELECTRICALMACHINES-I QUESTUION BANK UNIT-I INTRODUCTION OF MAGNETIC MATERIAL PART A 1. What are the three basic rotating Electric machines? 2. Name the three materials used in machine manufacture. 3. What

More information

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution . (a) (i) ( B C 5) H (A 2 B D) H S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution ( B C 5) H (A 2 B D) H = (FFFF 698) H (ii) (2.3) 4 + (22.3) 4 2 2. 3 2. 3 2 3. 2 (2.3)

More information

INSTITUTEOFAERONAUTICALENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTEOFAERONAUTICALENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTEOFAERONAUTICALENGINEERING (Autonomous) Dundigal, Hyderabad - 50004 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Course Name Course Code Class Branch DIGITAL LOGIC DESIGN A040 II B.

More information

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ELECTRICAL MACHINES I

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ELECTRICAL MACHINES I ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR-621220 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ELECTRICAL MACHINES I Unit I Introduction 1. What are the three basic types

More information

SECOND ENGINEER REG III/2 MARINE ELECTRO-TECHNOLOGY. 1. Understands the physical construction and characteristics of basic components.

SECOND ENGINEER REG III/2 MARINE ELECTRO-TECHNOLOGY. 1. Understands the physical construction and characteristics of basic components. SECOND ENGINEER REG III/ MARINE ELECTRO-TECHNOLOGY LIST OF TOPICS A B C D Electric and Electronic Components Electric Circuit Principles Electromagnetism Electrical Machines The expected learning outcome

More information

Systems I: Computer Organization and Architecture

Systems I: Computer Organization and Architecture Systems I: Computer Organization and Architecture Lecture 6 - Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept

More information

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3 Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 02-2 Truth Table The most basic representation of a logic function Lists the output for all possible

More information

Lecture (20) DC Machine Examples Start of Synchronous Machines

Lecture (20) DC Machine Examples Start of Synchronous Machines Lecture (20) DC Machine Examples Start of Synchronous Machines Energy Systems Research Laboratory, FIU All rights reserved. 20-1 Energy Systems Research Laboratory, FIU All rights reserved. 20-2 Ra R f

More information

CHAPTER 2 CAPACITANCE REQUIREMENTS OF SIX-PHASE SELF-EXCITED INDUCTION GENERATORS

CHAPTER 2 CAPACITANCE REQUIREMENTS OF SIX-PHASE SELF-EXCITED INDUCTION GENERATORS 9 CHAPTER 2 CAPACITANCE REQUIREMENTS OF SIX-PHASE SELF-EXCITED INDUCTION GENERATORS 2.. INTRODUCTION Rapidly depleting rate of conventional energy sources, has led the scientists to explore the possibility

More information

Propositional Logic. Logical Expressions. Logic Minimization. CNF and DNF. Algebraic Laws for Logical Expressions CSC 173

Propositional Logic. Logical Expressions. Logic Minimization. CNF and DNF. Algebraic Laws for Logical Expressions CSC 173 Propositional Logic CSC 17 Propositional logic mathematical model (or algebra) for reasoning about the truth of logical expressions (propositions) Logical expressions propositional variables or logical

More information

Written exam for IE1204/5 Digital Design with solutions Thursday 29/

Written exam for IE1204/5 Digital Design with solutions Thursday 29/ Written exam for IE4/5 Digital Design with solutions Thursday 9/ 5 9.-. General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 8-794487 Exam text does not have to be returned when

More information

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational

More information

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check

More information

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III (DEC 11) B. Tech. DEGREE EXAMINATION, MAY - 015 (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS Paper - I : Mathematics - III Time : 3 Hours Maximum Marks : 75 Answer question No.1

More information

PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Electronics & Communication Engineering

PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Electronics & Communication Engineering QUESTION PAPER INTERNAL ASSESSMENT TEST 2 Date : /10/2016 Marks: 0 Subject & Code: BASIC ELECTRICAL ENGINEERING -15ELE15 Sec : F,G,H,I,J,K Name of faculty : Dhanashree Bhate, Hema B, Prashanth V Time :

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept. WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

a. Type 0 system. b. Type I system. c. Type 2 system. d. Type 3 system.

a. Type 0 system. b. Type I system. c. Type 2 system. d. Type 3 system. 1-The steady-state error of a feedback control system with an acceleration input becomes finite in a a. Type 0 system. b. Type I system. c. Type 2 system. d. Type 3 system. 2-A good control system has

More information

Gates and Flip-Flops

Gates and Flip-Flops Gates and Flip-Flops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation

More information

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word

More information

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions.

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions. Final Examination Instructor: Shawki M. Areibi Co-examiner: Medhat Moussa. Location: UOG Date: Wednesday, December 5th, 2007 Time: 8:30-10:30 AM Duration: 2 hours. Type: R Closed Book. Instructions: University

More information

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering

More information

Total No. of Questions :09] [Total No. of Pages : 03

Total No. of Questions :09] [Total No. of Pages : 03 EE 4 (RR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 016 Second Semester ELECTRICAL & ELECTRONICS NETWORK ANALYSIS Time: Three Hours Answer Question

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Chapter 2 Boolean Algebra and Logic Gates The most common postulates used to formulate various algebraic structures are: 1. Closure. N={1,2,3,4 }, for any a,b N we obtain a unique c N by the operation

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is

More information

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1) CMPE12 - Notes chapter 2 Digital Logic (Textbook Chapters 3.1-3.5 and 2.1)" Truth table" The most basic representation of a logic function." Brute force representation listing the output for all possible

More information

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview 407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Ch1: Digital Systems and Binary Numbers Ch2: Ch3: Gate-Level Minimization Ch4: Combinational Logic Ch5: Synchronous Sequential Logic Ch6: Registers and Counters Switching Theory & Logic Design Prof. Adnan

More information

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 4.1.1 Signal... 4 4.1.2 Comparison of Analog and Digital Signal... 7 4.2 Number Systems... 7 4.2.1 Decimal Number System... 7 4.2.2 Binary

More information

Review for B33DV2-Digital Design. Digital Design

Review for B33DV2-Digital Design. Digital Design Review for B33DV2 The Elements of Modern Behaviours Design Representations Blocks Waveforms Gates Truth Tables Boolean Algebra Switches Rapid Prototyping Technologies Circuit Technologies TTL MOS Simulation

More information

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date. Schedule Date Day Class No. Dec Mon 25 Final Review 2 Dec Tue 3 Dec Wed 26 Final Review Title Chapters HW Due date Lab Due date LAB 8 Exam 4 Dec Thu 5 Dec Fri Recitation HW 6 Dec Sat 7 Dec Sun 8 Dec Mon

More information

Combinational Logic Design Principles

Combinational Logic Design Principles Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 5 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

Synchronous Sequential Circuit

Synchronous Sequential Circuit Synchronous Sequential Circuit The change of internal state occurs in response to the synchronized clock pulses. Data are read during the clock pulse (e.g. rising-edge triggered) It is supposed to wait

More information