EE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2
|
|
- Ambrose Holt
- 5 years ago
- Views:
Transcription
1 EE29C Spring 2 Lecture 6: Link Performance Analysis Elad Alon Dept. of EECS Motivation V in, ampl Voff BER = 2 erfc 2σ noise Does eqn. above predict everything? EE29C Lecture 5 2
2 Traditional Approach Borrowed from computer systems Built to be error free Worst-case analysis Voltage/Time (VT) Budget Also called link budget (especially in wireless) Key: separate random vs. deterministic error sources EE29C Lecture 5 3 Voltage Budget Example EE29C Lecture 5 4
3 Voltage Budget Example EE29C Lecture 5 5 Timing Budget: Jitter Definitions Like voltage need to separate deterministic (bounded) from random (unbounded) Total jitter (TJ) = Deterministic (DJ) + random (RJ) DJ is measured as peak-to-peak, added linearly RJ is measured as rms For BER = -2, peak-to-peak RJ is 4*RMS value Don t forget that jitter gets filtered too E.g., source synchronous, CDR EE29C Lecture 5 6
4 Jitter Tolerance Mask Jitter Amplitude (UI) CDR Tolerance & XAUI Sinusoidal Jitter Tolerance Mask.UI XAUI Sinusoidal Jitter Mask.875MHz. 22KHz.... Jitter Frequency (MHz) XAUI Mask LV at Vtt-Rx=V & 3.25Gbps Specifies amplitude of sinusoidal jitter (SJ) vs. frequency for which link must maintain BER spec Mask drives CDR loop filter characteristics.ui 2 MHz EE29C Lecture 5 7 Jitter in Source Synchronous Systems EE29C Lecture 5 8
5 Jitter in Source Synchronous Systems EE29C Lecture 5 9 Issues with Traditional Approach Is worst-case realistic? What if you had taps of residual ISI? Can you really treat timing and voltage noise completely separately? EE29C Lecture 5
6 Communications Approach Model small deterministic errors as Gaussian Find σ, multiply it to get peak-to-peak value at given BER Works well at low BER (e-3), but EE29C Lecture 5 Issues with Communications Approach log probability [cdf] Cumulative ISI distribution mV - 25% of eye height residual ISI [mv] log Steady-State Phase Probability phase count Gaussian model breaks at lower probabilities CDR phase distribution 9% T symbol 4% T symbol - EE29C Lecture 5 2
7 A More Modern Approach Use direct noise and ISI statistics Don t treat timing noise separately Integrate with voltage noise sources I.e., need to map from time to voltage Ref: V. Stojanovic, Ph.D. thesis EE29C Lecture 5 3 Residual ISI Generally can t correct for all ISI Equalizers are finite length Even with infinite equalizers, the coefficients are quantized And you may not be able to estimate coefficient values perfectly Need to find distribution of this residual ISI EE29C Lecture 5 4
8 Generating ISI Distributions voltage [mv] Equalized pulse response sample # probability [pmf] probability [pmf] Convolution -5 [mv] 5 probability [pmf] ISI distribution voltage [mv] - [mv] EE29C Lecture 5 5 Real ISI Dist.: 5-tap FIR probability distribution of residual ISI probability distribution of residual ISI voltage [mv] Data sample distribution voltage [mv] Edge sample distribution EE29C Lecture 5 6
9 Effect of Timing Noise Need to map from time to voltage Voltage noise when receiver clock is off Jittered sampling Ideal sampling Voltage noise Effect depends on jitter magnitude, input sequence, and channel EE29C Lecture 5 7 Effect of Jitter: Decomposition ε k kt b k ε k+ ( k +)T ideal noise Decompose output into ideal + noise Jitter is pulse at front and end of symbol Width of pulse set by jitter magnitude 2 kt ε k b k b k + ( k +)T ε k+ b k EE29C Lecture 5 8
10 Converting to Voltage bkε k+ ε k b k ε k+ b k b ε k k Variable width pulses annoying to deal with Approximate noise pulses with deltas of same area Channel is low-pass and will filter them anyways EE29C Lecture 5 9 Jitter Propagation Model a k precoder b pulse response ideal k w p( jt) ISI x k + x k â k n vdd PLL H jit (s) noise Channel bandwidth matters jit ISI RX x ( kt + φ + ε ) = φ ) If h(t/2) is small, jitter voltage noise is small EE29C Lecture 5 2 x RX ε k n in T k h jt + 2 εk, k+ impulse RX response sbe i k b k j p ( jt + i j = sbs sbe jitter RX T x ( kt + φi + εk ) = bk j h( jt + + φi ) k k j i k εk+ j j= sbs 2 2 RX T RX ( ε ε ) h( jt + φ )( ε )
11 Implications Jitter High frequency (period) jitter is bad Changes the energy (area) of the symbol) Uncorrelated noise sources add up Low frequency jitter isn t as bad Just shifts waveform Correlated noise sources partially cancel ε k Rx RX jitter Shifts sequence same as low f jitter EE29C Lecture 5 2 ε k Rx Implications For same source jitter (white) Noise from jitter larger than RX jitter jitter enhanced by channel Bandwidth of jitter sets final magnitude Like any other white noise source Power spectral density [dbv] Source white jitter Noise from Tx jitter Noise from Rx jitter frequency [GHz] EE29C Lecture 5 22
12 Including the CDR Slicer d n deserializer RX dataout d n PD e n data Clk edge Clk Phase control Phase mixer PLL ref Clk d n- e n (late) Need jitter on actual sampling clock Not just jitter from source, PLL EE29C Lecture 5 23 CDR Model Model as a state machine Current phase position is the state Transitions caused by early/late signals Probability Accumulate-reset filter, length 4 p-early p-up p-dn p-no-valid transitions p-late p-hold Phase count On average move to right position But probability of incorrect transition not small EE29C Lecture 5 24
13 What You Really Care About Final steady-state probability of being in each phase position (state) p dni, p hold, i Probability.8.6 Accumulate-reset filter, length 4 p-up p-dn p-no-valid transitions φ p up, i φ φ i i φ i + φl.4.2 p-early p-late p-hold Phase count Can find using Markov model Fancy way of saying that you iteratively apply the transition probabilities EE29C Lecture 5 25 Result: CDR Phase PDF log Steady-State Probability Phase Count This is the jitter distribution (With nominal phase subtracted out) EE29C Lecture 5 26
14 ISI and CDR Distributions voltage [mv] 3 2-2PAM - lin. eq time [ps] Vertical slice: ISI given time Horizontal weight: CDR phase distribution -3 EE29C Lecture 5 27 Putting It All Together: BER Contours 5 5 tap Tx Eq 5 tap Tx Eq + tap DFE margin [mv] margin [mv] time [ps] Voltage given BER: time [ps] Distance from probability contour to threshold () -3 EE29C Lecture 5 28
15 Model and Measurements -2 log(ber) Voltage Margin [mv] EE29C Lecture 5 29
ECE 546 Lecture 23 Jitter Basics
ECE 546 Lecture 23 Jitter Basics Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Probe Further D. Derickson and M.
More informationMeasuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope
Application Note: HFAN-4.5.0 Rev1; 04/08 Measuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope [A version of this application note has been published in the July, 2002 issue of Communications
More informationVoltage-Controlled Oscillator (VCO)
Voltage-Controlled Oscillator (VCO) Desirable characteristics: Monotonic f osc vs. V C characteristic with adequate frequency range f max f osc Well-defined K vco f min slope = K vco VC V C in V K F(s)
More informationIssues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013
Issues with sampling time and jitter in Annex 93A Adam Healey IEEE P802.3bj Task Force May 2013 Part 1: Jitter (comment #157) 2 Treatment of jitter in COM Draft 2.0 h (0) (t s ) slope h(0) (t s ) 1 UI
More informationThe first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you.
The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you. Page Correction Sentence added before Figure 2.3: "R 6 out is typically
More informationStatistical and System Transfer Function Based Method For Jitter and Noise Estimation In Communication Design and Test
Statistical and System Transfer Function Based Method For Jitter and Noise Estimation In Communication Design and Test Mike Li and Jan Wilstrup Wavecrest Purposes Illustrate the shortfalls of simple parametric
More informationJitter Decomposition in Ring Oscillators
Jitter Decomposition in Ring Oscillators Qingqi Dou Jacob A. Abraham Computer Engineering Research Center Computer Engineering Research Center The University of Texas at Austin The University of Texas
More informationMotivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis
EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-
More informationMethod for analytically calculating BER (bit error rate) in presence of non-linearity. Gaurav Malhotra Xilinx
Method for analytically calculating BER (bit error rate) in presence of non-linearity Gaurav Malhotra Xilinx Outline Review existing methodology for calculating BER based on linear system analysis. Link
More informationAccurate Statistical Analysis of High-Speed Links with PAM-4 Modulation
EPEPS IBIS Summit San Jose, California October 8, 05 Accurate Statistical Analsis of High-Speed Links with PAM-4 Modulation Vladimir Dmitriev-Zdorov Mentor Graphics Corp., vladimir_dmitriev-zdorov@mentor.com
More informationRADIO SYSTEMS ETIN15. Lecture no: Equalization. Ove Edfors, Department of Electrical and Information Technology
RADIO SYSTEMS ETIN15 Lecture no: 8 Equalization Ove Edfors, Department of Electrical and Information Technology Ove.Edfors@eit.lth.se Contents Inter-symbol interference Linear equalizers Decision-feedback
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationPredicting BER to Very Low Probabilities
Predicting BER to Very Low Probabilities IBIS Summit, DAC, Anaheim, CA June 15, 2010 0.25 0.2 0.15 0.1 0.05 0-0.05-0.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -0.15-0.2-0.25-0.5-0.4-0.3-0.2-0.1
More informationSquare Root Raised Cosine Filter
Wireless Information Transmission System Lab. Square Root Raised Cosine Filter Institute of Communications Engineering National Sun Yat-sen University Introduction We consider the problem of signal design
More informationPresenters. Time Domain and Statistical Model Development, Simulation and Correlation Methods for High Speed SerDes
JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER Time Domain and Statistical Model Development, Simulation and Correlation Methods or High Speed SerDes Presenters Xingdong Dai Fangyi Rao Shiva Prasad
More informationECE 598 JS Lecture 17 Jitter
ECE 598 JS Lecture 17 Jitter Spring 2009 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 Jitter Definition Jitter is difference in time of when something
More information10GBASE-KR Transmitter Compliance Methodology Proposal. Robert Brink Agere Systems May 13, 2005
0GBASE-KR Transmitter Compliance Methodology Proposal Robert Brink Agere Systems May 3, 2005 Scope and Purpose Deficiencies of existing transmit template compliance methods are discussed. A proposal for
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationPreliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems
Preliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems Geoff Zhang September, 2018 Outline 1/(1+D) precoding for PAM4 link systems 1/(1+D)
More informationUnderstanding Data Sheet Jitter Specifications for Cypress Timing Products
for Cypress Timing Products Introduction This note describes how Cypress Semiconductor defines jitter for clock product specifications. There are several motivations for this. First, there is no accepted
More informationLecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM
Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 9/27/18 VLSI-1 Class Notes Why Clocking?
More informationThe Linear-Feedback Shift Register
EECS 141 S02 Timing Project 2: A Random Number Generator R R R S 0 S 1 S 2 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 The Linear-Feedback Shift Register 1 Project Goal Design a 4-bit LFSR SPEED, SPEED,
More informationStudy on Measurement Method of Clock Jitter
, pp.67-74 http://dx.doi.org/0.4257/astl.204.76.7 Study on Measurement Method of Clock Jitter Feijiang Huang 2, Binxia Du 2, Yong Cao 2, Gun Li 2 Department of Electronic Information and Electrical Engineering,
More informationHere represents the impulse (or delta) function. is an diagonal matrix of intensities, and is an diagonal matrix of intensities.
19 KALMAN FILTER 19.1 Introduction In the previous section, we derived the linear quadratic regulator as an optimal solution for the fullstate feedback control problem. The inherent assumption was that
More informationWeiyao Lin. Shanghai Jiao Tong University. Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch
Principles of Communications Weiyao Lin Shanghai Jiao Tong University Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch 10.1-10.5 2009/2010 Meixia Tao @ SJTU 1 Topics to be Covered
More informationOn Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources
On Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources Michael S. McCorquodale, Ph.D. Founder and CTO, Mobius Microsystems, Inc. EFTF-IFCS, Besançon, France Session BL-D:
More informationSignal Design for Band-Limited Channels
Wireless Information Transmission System Lab. Signal Design for Band-Limited Channels Institute of Communications Engineering National Sun Yat-sen University Introduction We consider the problem of signal
More informationDigital Band-pass Modulation PROF. MICHAEL TSAI 2011/11/10
Digital Band-pass Modulation PROF. MICHAEL TSAI 211/11/1 Band-pass Signal Representation a t g t General form: 2πf c t + φ t g t = a t cos 2πf c t + φ t Envelope Phase Envelope is always non-negative,
More informationEECS 427 Lecture 14: Timing Readings: EECS 427 F09 Lecture Reminders
EECS 427 Lecture 14: Timing Readings: 10.1-10.3 EECS 427 F09 Lecture 14 1 Reminders CA assignments Please submit CA6 by tomorrow noon CA7 is due in a week Seminar by Prof. Bora Nikolic SRAM variability
More informationPrinciples of Communications
Principles of Communications Chapter V: Representation and Transmission of Baseband Digital Signal Yongchao Wang Email: ychwang@mail.xidian.edu.cn Xidian University State Key Lab. on ISN November 18, 2012
More informationSimilarities of PMD and DMD for 10Gbps Equalization
Similarities of PMD and DMD for 10Gbps Equalization Moe Win Jack Winters win/jhw@research.att.com AT&T Labs-Research (Some viewgraphs and results curtesy of Julien Porrier) Outline Polarization Mode Dispersion
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationEE5713 : Advanced Digital Communications
EE5713 : Advanced Digital Communications Week 12, 13: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Equalization (On Board) 20-May-15 Muhammad
More informationQ. 1 Q. 25 carry one mark each.
GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as
More informationADAPTIVE EQUALIZATION AT MULTI-GHZ DATARATES
ADAPTIVE EQUALIZATION AT MULTI-GHZ DATARATES Department of Electrical Engineering Indian Institute of Technology, Madras 1st February 2007 Outline Introduction. Approaches to electronic mitigation - ADC
More informationRoundoff Noise in Digital Feedback Control Systems
Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At
More informationMATHEMATICAL TOOLS FOR DIGITAL TRANSMISSION ANALYSIS
ch03.qxd 1/9/03 09:14 AM Page 35 CHAPTER 3 MATHEMATICAL TOOLS FOR DIGITAL TRANSMISSION ANALYSIS 3.1 INTRODUCTION The study of digital wireless transmission is in large measure the study of (a) the conversion
More informationDesigning Sequential Logic Circuits
igital Integrated Circuits (83-313) Lecture 5: esigning Sequential Logic Circuits Semester B, 2016-17 Lecturer: r. Adam Teman TAs: Itamar Levi, Robert Giterman 26 April 2017 isclaimer: This course was
More informationthat efficiently utilizes the total available channel bandwidth W.
Signal Design for Band-Limited Channels Wireless Information Transmission System Lab. Institute of Communications Engineering g National Sun Yat-sen University Introduction We consider the problem of signal
More informationIEEE 802.3ap Task Force Ottawa Sept 27-29, 2004
Edge-Equalized NRZ and Duobinary IEEE 82.3ap Task Force Ottawa Sept 27-29, 24 Brian Brunn, Xilinx Intro It appears the equalization algorithm for EE-NRZ and Duobinary are the same. Both want to zero-force
More informationAccurate Fourier Analysis for Circuit Simulators
Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation
More informationPrinciples of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University
Principles of Communications Lecture 8: Baseband Communication Systems Chih-Wei Liu 劉志尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.tw Outlines Introduction Line codes Effects of filtering Pulse
More informationDesignCon 2008 EDA365. Modeling a Phase Interpolator as a Delta-Sigma Converter. Andy Martwick
DesignCon 28 Modeling a Phase Interpolator as a Delta-Sigma Converter Andy Martwick andy.martwick@intel.com Abstract This paper provides a model and analysis of the frequency response and key characteristics
More informationTracking of Spread Spectrum Signals
Chapter 7 Tracking of Spread Spectrum Signals 7. Introduction As discussed in the last chapter, there are two parts to the synchronization process. The first stage is often termed acquisition and typically
More informationR. Garello. Tutorial on digital modulations - Part 9b m-pam [ ] 2
TUTORIAL ON DIGITAL MODULATIONS Part 9: m-pam [2010-1-26] 26] Roerto Garello, Politecnico di Torino Free download at: www.tlc.polito.it/garello (personal use only) 1 m-pam constellations: characteristics
More informationEECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-
EECS40 Spring 010 Lecture 1: Matching Elad Alon Dept. of EECS Offset V i+ V i- To achieve zero offset, comparator devices must be perfectly matched to each other How well-matched can the devices be made?
More informationDDR4 Board Design and Signal Integrity Verification Challenges
DDR4 Board Design and Signal Integrity Verification Challenges Outline Enabling DDR4 Pseudo Open Drain Driver - Benefit POD SI effects VrefDQ Calculation Data Eye Simulating SSN New Drive Standards Difference
More informationTiming Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2
More informationIterative Timing Recovery
Iterative Timing Recovery John R. Barry School of Electrical and Computer Engineering, Georgia Tech Atlanta, Georgia U.S.A. barry@ece.gatech.edu 0 Outline Timing Recovery Tutorial Problem statement TED:
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2
More informationLecture 27 Frequency Response 2
Lecture 27 Frequency Response 2 Fundamentals of Digital Signal Processing Spring, 2012 Wei-Ta Chu 2012/6/12 1 Application of Ideal Filters Suppose we can generate a square wave with a fundamental period
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationThe Accuracy of Jitter Measurements
The Accuracy of Jitter Measurements Jitter is a variation in a waveform s timing. The timing variation of the period, duty cycle, frequency, etc. can be measured and compared to an average of multiple
More informationDigital Baseband Systems. Reference: Digital Communications John G. Proakis
Digital Baseband Systems Reference: Digital Communications John G. Proais Baseband Pulse Transmission Baseband digital signals - signals whose spectrum extend down to or near zero frequency. Model of the
More informationOptoelectronic Applications. Injection Locked Oscillators. Injection Locked Oscillators. Q 2, ω 2. Q 1, ω 1
Injection Locked Oscillators Injection Locked Oscillators Optoelectronic Applications Q, ω Q, ω E. Shumakher, J. Lasri,, B. Sheinman, G. Eisenstein, D. Ritter Electrical Engineering Dept. TECHNION Haifa
More informationA Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques
A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques David Bordoley, Hieu guyen, Mani Soma Department of Electrical Engineering, University of Washington, Seattle WA {bordoley,
More informationIntegrated Circuits for Digital Communications
Integrated Circuits for Digital Communications Prof. David Johns (johns@eecg.toronto.edu) (www.eecg.toronto.edu/~johns) slide 1 of 72 Basic Baseband PAM Concepts slide 2 of 72 General Data Communication
More informationEE194-EE290C. 28 nm SoC for IoT. Acknowledgement: Wayne Stark EE455 Lecture Notes, University of Michigan
EE194-EE290C 28 nm SoC for IoT Acknowledgement: Wayne Stark EE455 Lecture Notes, University of Michigan Noise Unwanted electric signals come from a variety of sources, both from - Naturally occurring noise
More informationTotal Jitter Measurement at Low Probability Levels, Using Optimized BERT Scan Method. White Paper
Total Jitter Measurement at Low Probability Levels, Using Optimized BERT Scan Method White Paper DesignCon 25 Marcus Müller, Agilent Technologies [marcus_mueller2@agilent.com, (+49 731) 464-831] Ransom
More informationa_n x^(n) a_0 x = 0 with initial conditions x(0) =... = x^(n-2)(0) = 0, x^(n-1)(0) = 1/a_n.
18.03 Class 25, April 7, 2010 Convolution, or, the superposition of impulse response 1. General equivalent initial conditions for delta response 2. Two implications of LTI 3. Superposition of unit impulse
More informationDigital Communications
Digital Communications Chapter 9 Digital Communications Through Band-Limited Channels Po-Ning Chen, Professor Institute of Communications Engineering National Chiao-Tung University, Taiwan Digital Communications:
More informationLinear Optimum Filtering: Statement
Ch2: Wiener Filters Optimal filters for stationary stochastic models are reviewed and derived in this presentation. Contents: Linear optimal filtering Principle of orthogonality Minimum mean squared error
More informationLeistungsfähigkeit von elektronischen Entzerrer in hochbitratigen optischen Übertragungsystemen. S. Otte, W. Rosenkranz. chair for communications,
Leistungsfähigkeit von elektronischen Entzerrer in hochbitratigen optischen Übertragungsystemen S. Otte, W. Rosenkranz chair for communications, Sven Otte, DFG-Kolloquium, 6. 11. 001, 1 Outline 1. Motivation.
More informationELEG 3124 SYSTEMS AND SIGNALS Ch. 5 Fourier Transform
Department of Electrical Engineering University of Arkansas ELEG 3124 SYSTEMS AND SIGNALS Ch. 5 Fourier Transform Dr. Jingxian Wu wuj@uark.edu OUTLINE 2 Introduction Fourier Transform Properties of Fourier
More informationEE241 - Spring 2006 Advanced Digital Integrated Circuits
EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal
More informationEE 505 Lecture 10. Spectral Characterization. Part 2 of 2
EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1
More informationXarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació.
Xarxes de distribució del senyal de rellotge. Clock skew, jitter, interferència electromagnètica, consum, soroll de conmutació. (transparències generades a partir de la presentació de Jan M. Rabaey, Anantha
More informationConvolution and Linear Systems
CS 450: Introduction to Digital Signal and Image Processing Bryan Morse BYU Computer Science Introduction Analyzing Systems Goal: analyze a device that turns one signal into another. Notation: f (t) g(t)
More informationUCSD ECE153 Handout #40 Prof. Young-Han Kim Thursday, May 29, Homework Set #8 Due: Thursday, June 5, 2011
UCSD ECE53 Handout #40 Prof. Young-Han Kim Thursday, May 9, 04 Homework Set #8 Due: Thursday, June 5, 0. Discrete-time Wiener process. Let Z n, n 0 be a discrete time white Gaussian noise (WGN) process,
More informationPre Silicon to Post Silicon Overview. Adam Norman Intel Corp. PCCG
Pre Silicon to Post Silicon Overview Adam Norman Intel Corp. PCCG What is Pre-Silicon? It is the design Phase of a platform, which is done before silicon/packages/boards have been fabricated. It can take
More informationEECS150 - Digital Design Lecture 16 Counters. Announcements
EECS150 - Digital Design Lecture 16 Counters October 20, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150 Fall 2011
More informationData Detection for Controlled ISI. h(nt) = 1 for n=0,1 and zero otherwise.
Data Detection for Controlled ISI *Symbol by symbol suboptimum detection For the duobinary signal pulse h(nt) = 1 for n=0,1 and zero otherwise. The samples at the output of the receiving filter(demodulator)
More informationAdvanced Testing. EE5375 ADD II Prof. MacDonald
Advanced Testing EE5375 ADD II Prof. MacDonald Functional Testing l Original testing method l Run chip from reset l Tester emulates the outside world l Chip runs functionally with internally generated
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 380 Linear Systems. Solutions to Assignment 2 Spring 2000
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 8 Linear Systems Solutions to Assignment Spring Design a Filter There is no single best way to solve this problem In fact, there is no single
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationEE303: Communication Systems
EE303: Communication Systems Professor A. Manikas Chair of Communications and Array Processing Imperial College London Introductory Concepts Prof. A. Manikas (Imperial College) EE303: Introductory Concepts
More informationBehavior of Phase-Locked Loops
Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin
More informationFading Statistical description of the wireless channel
Channel Modelling ETIM10 Lecture no: 3 Fading Statistical description of the wireless channel Fredrik Tufvesson Department of Electrical and Information Technology Lund University, Sweden Fredrik.Tufvesson@eit.lth.se
More informationELEC E7210: Communication Theory. Lecture 4: Equalization
ELEC E7210: Communication Theory Lecture 4: Equalization Equalization Delay sprea ISI irreucible error floor if the symbol time is on the same orer as the rms elay sprea. DF: Equalization a receiver signal
More information= 4. e t/a dt (2) = 4ae t/a. = 4a a = 1 4. (4) + a 2 e +j2πft 2
ECE 341: Probability and Random Processes for Engineers, Spring 2012 Homework 13 - Last homework Name: Assigned: 04.18.2012 Due: 04.25.2012 Problem 1. Let X(t) be the input to a linear time-invariant filter.
More informationRanging detection algorithm for indoor UWB channels
Ranging detection algorithm for indoor UWB channels Choi Look LAW and Chi XU Positioning and Wireless Technology Centre Nanyang Technological University 1. Measurement Campaign Objectives Obtain a database
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationLecture 2. Capacity of the Gaussian channel
Spring, 207 5237S, Wireless Communications II 2. Lecture 2 Capacity of the Gaussian channel Review on basic concepts in inf. theory ( Cover&Thomas: Elements of Inf. Theory, Tse&Viswanath: Appendix B) AWGN
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More informationPulse Shaping and ISI (Proakis: chapter 10.1, 10.3) EEE3012 Spring 2018
Pulse Shaping and ISI (Proakis: chapter 10.1, 10.3) EEE3012 Spring 2018 Digital Communication System Introduction Bandlimited channels distort signals the result is smeared pulses intersymol interference
More informationApproximation Approach for Timing Jitter Characterization in Circuit Simulators
Approximation Approach for iming Jitter Characterization in Circuit Simulators MM.Gourary,S.G.Rusakov,S.L.Ulyanov,M.M.Zharov IPPM, Russian Academy of Sciences, Moscow, Russia K.K. Gullapalli, B. J. Mulvaney
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationAccurate GHz channel simulation and statistical analysis for SSE(Solution Space Exploration)
Accurate GHz channel simulation and statistical analysis for SSE(Solution Space Exploration) Asian IBIS Summit Shanghai China Nov11, 2008 Baolong Li, Ansoft Corp. Baolong.li@ansoft.com.cn; Hou Weiping,
More informationFundamentals of PLLs (III)
Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer
More informationThe PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro
The PUMA applied to the measures carried out by using a PC-based measurement instrument Ciro Spataro 1 DIEET - University of Palermo, ITALY, ciro.spataro@unipa.it Abstract- The paper deals with the uncertainty
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationImperfect Sampling Moments and Average SINR
Engineering Notes Imperfect Sampling Moments and Average SINR Dragan Samardzija Wireless Research Laboratory, Bell Labs, Lucent Technologies, 791 Holmdel-Keyport Road, Holmdel, NJ 07733, USA dragan@lucent.com
More informationEE4512 Analog and Digital Communications Chapter 4. Chapter 4 Receiver Design
Chapter 4 Receiver Design Chapter 4 Receiver Design Probability of Bit Error Pages 124-149 149 Probability of Bit Error The low pass filtered and sampled PAM signal results in an expression for the probability
More informationSolutions to Selected Problems
Solutions to Selected Problems from Madhow: Fundamentals of Digital Communication and from Johannesson & Zigangirov: Fundamentals of Convolutional Coding Saif K. Mohammed Department of Electrical Engineering
More informationA New Approach for Computation of Timing Jitter in Phase Locked Loops
A New Approach for Computation of Timing Jitter in Phase ocked oops M M. Gourary (1), S. G. Rusakov (1), S.. Ulyanov (1), M.M. Zharov (1),.. Gullapalli (2), and B. J. Mulvaney (2) (1) IPPM, Russian Academy
More informationExample: Bipolar NRZ (non-return-to-zero) signaling
Baseand Data Transmission Data are sent without using a carrier signal Example: Bipolar NRZ (non-return-to-zero signaling is represented y is represented y T A -A T : it duration is represented y BT. Passand
More informationENGR352 Problem Set 02
engr352/engr352p02 September 13, 2018) ENGR352 Problem Set 02 Transfer function of an estimator 1. Using Eq. (1.1.4-27) from the text, find the correct value of r ss (the result given in the text is incorrect).
More information