Monolithic semiconductor technology
|
|
- Doris Hampton
- 5 years ago
- Views:
Transcription
1 Moolithic semicoductor techology 1
2 Ageda Semicoductor techology: Backgroud o Silico ad Gallium Arseide (GaAs) roerties. Diode, BJT ad FET devices. Secod order effect ad High frequecy roerties. Modelig 2
3 . atoms Covalet Bodig betwee Bad Ga 1eV betwee Metal ad. Isulator GaAs have better -doed mobility erformace. Silico is cheaer. Silico ad GaAs as itrisic semicoductors 3
4 Doig The Doig add a states that are close to the coductio or valace for. curret electro ad hole The material will have more electros ad holes to coduct. If the ew Fermi level is close to the coductio or valace bad, all these doig will be available for coductio ad almost equal to the carrier cocetratio. 4
5 Doig The electro cocetratio () ad the holes cocetratio () are fuctios of the robability of fidig the article ad the allowed eergy state. The umber of times equal a costat itrisic carrier cocetratio. 5 kt E E i kt E E v kt E E i kt E E c F i V F i F F C e e N e e N
6 Curret Drift Curret desity charge_x_seed. field Due to collisios we get limited mobility uder electric Imurity ad lattice vibratio reduce mobility. There is a saturatio curret limit There is avalache breakdow limit j q Charge Seed 6
7 Curret Diffusio Flow from high cocetratio towards low cocetratio Due to collisios we get limited electro diffusio. coefficiet j q D d dx D d dx Flax Flax 7
8 Deletio regio (W). Build i voltage (Vbi=V) The charge is uiform from the uiform doig The electric field ad the voltage comes from itegratio Diode Ec Ei Ev + qv Charge Field Volt Ef Ei qv The charge is costat that give Electric field (E) of triagle with Emax from itegratio. Both sides charge times legth is equal ad we ca exress X from W, Na ad Nd. 8
9 Diode: Doig, Charge, Electric- Field, Eergy Bad ad Voltage 9
10 Diode We ca itegrate for the voltage from the Electric field triagle shae. Ad exress it with Emax ad X from revious. Now we ca fid W ad Cde Vbi Voltage comes from doig ad the relatio betwee Bad Eergy ad q. Ei Ec Ev + qv Ef Ei qv Charge Field Volt 10
11 Charge x, t x, t t Flax Coductivity Equatio geeratio x g R t D 2 x 2,,, x t x t x t Recombiatio There is o drift outside deletio Sice there is o Electric field x x x x x L x x x L D Ae D C curret L L 2 x A 0 D 0 x A D C curret L L 2 x x L 11
12 Forward voltage : Access electros ad holes ijectio overcome barrier. Diode Curret Diffusio Curret from Diffusio Equatio. The ic shows electros ad holes i log scale from both side of the deletio regio From the + ad doig differece the access electro are domiat curret. 12
13 We start by exressig the Vbi with holes differece i + ad regios. We comare the equatio with/without forward voltage to miority state. The Δ is the access at the edge of the deletio The δ is the fuctio of the access as it decays from the coductio equatio. Fially we exress it as diffusio curret Diode Curret 0 0 V P P 0 0 I bi 0 0 q D qa L Q C diff kt N N a l 2 q i P P P qa e e dq dv e qv kt V bi bi qv kt V kt x q F F 0 dx 2 1 AL kt d D L P P qal 0 e kt P l q P P 0 P qv kt 0 e x e e qv qv kt qv F 0 0 e kt F kt 1 0 F F q I kt 1 We ca also itegrate to fid the charge from the two side of the deletio. Now we ca differetiate this as the diffusio ca x L 13
14 Diode 14
15 Questio 15
16 Solutio A kt N N a d 2 V l 8.625e l 2e17 0.5e15 / 1.5e V bi q B w 2.2um i V V e bi r 1 1 w q N N 1.6e 19 2e17 0.5e15 a d c C A e r w ff 16
17 BJT Biolar Juctio Trasistor Diffusio betwee base emitter diode Higher diffusio curret from emitter comared to base by high doig at base the emitter ad low doig at the Higher diffusio curret from emitter by arrow base with o recombiatio (L<< recombiatio legth) Drift from base to collector by high field electric j j qd qd D w D L P B L w e B e qv kt qv kt Ec Ef Ev BJT 17
18 BJT Iut Small Sigal Model Very basic model. Amlifies currets. Diffusio ca causes the diode to be o eve at reverse voltage We ca fid iut resistace We have derived the iut caacitaces b c e 18
19 For outut side: BJT Outut Small Sigal Model We foud β ad ᶢm from Ic/Ib. The ro is from differetiate curret slo from the I/V curves The deletio caacitace is a diode i reverse voltage. 19
20 BJT > HBT Heterojuctio Biolar Trasistor reduce I classical BJT for high gai, the base width must be i additio to emitter over base cocetratio ratio. Low base cocetratio icreases the base resistace ad. frequecy degrades the oeratig I HBT, the base doig is higher ad the holes are blocked. differece from the bad ga + Ec Ef Ev + P+ Ec Ef Ev BJT HBT 20
21 Bad Diagram Costructio for Start with lacig the bads from vacuum level before cotact Adjust the all bads to have Fermi level equal. The deletio width is deedet o cocetratio. Hetrojuctio 21
22 MOSFET Metal Oxide Semicoductor Field Effect Trasistor 22
23 Mosfet gate bulk 23
24 Mosfet accumulatio Drai, Source ad Bulk equal 0V VGS<0 Mobile holes are attracted Costat caacitace from oxide thickess ad high resistace from bulk. 24
25 Drai, Source ad Bulk equal 0V Mosfet deletio VGS is ot egative to attract holes ad ot ositive eough to attract electros. Deletio balace the added charge at the gate. Low caacitace from oxide ad deletio. Deletio Iversio 25
26 Mosfet Iversio Drai, Source ad Bulk equal 0V VGS > Vth Electros are attracted Itrisic eergy level cross the Fermi level this mea iversio The Gate Source/Drai caacitace is the oxide thickess without substrate resistace 26
27 Threshold voltage For simlicity let V is the otetial uder the oxide We get the deletio ad build i voltage as i diode We ca idetify accumulatio Q=0. V= 0 we get charge ad deletio. V= -Vbi the chael is iverted If Bulk<source otetial, the threshold voltage icreases X 0 d 2 E i si E V V qn N e V F Q qn X 2 qn V V Q 2 qn V V V a bi kt a i bi kt l q a d si a bi si a bi SB N i a 27
28 Mosfet curret V V gs TH V gs TH V V V V V V gs TH gs TH ds S G D S G D I Q I d Qv x d WC WC ox ox V V x x V x V V V GS GS TH TH dv dx I I d _ liear d _ sat W C L W C 2L ox ox V V V 2 GS GS V TH TH V DS 1 V 2 2 DS g m W C 2 ox L W V V C I gs TH ox d L 28
29 Mosfet Well For isolatig the substrate oise. For chagig Threshold effect For PNP MOSFETs Bulk effect o Vth: Vgs charge = ew_delitio+iversio. _ B + S G D Delitio 29
30 MOSFET secod order effect: Short Chael Chael legth modulatio L_effective. Outut resistace degradatio. Vds uch trough from deletio: We eed to icrease substrate doig for arrow deletio. This will reduce mobility ad icrease the Vth. We eed to shrik oxide to correct Vth. This cause oxide breakdow. I d S G D _ W C 1 ox gs TH 2 L 2 V V V ds 30
31 As L reduces i legth, the high electric field cause the electro to reach velocity saturatio ad reduce the mobility The drai curret icreases liear with VGS By addig lightly doed drai betwee the gate oly ad drai, we ca reduce the voltage that the drai sees ad by that save the high mobility Other effects; Short Chael Temerature sesitivity to saturated velocity ad mobility Oxide breakdow (L) VTH reductio from tras Substrate curret D ox G S TH y If oxide is thi that we ca get gate curret 31 v E dv y I W C V V V dy evaluate at the drai dv v y sat / dy I W v C V V V D sat ox G S TH D S, sat
32 Carrier diffusio from source to the body uder the gate ad collected by the drai. Weak-Iversio W I I e D D 0 L / q V V kt G S TH 32
33 Breakdow 1.Drai to source uch through 2.Drai to substrate diode at reverse voltage 3.Oxide breakdow 33
34 MESFET Gate MEtal Semicoductor Field Effect Trasistor Gate chael is a reverse bias Schottky diode (metal-semicoductor) Bad diagram is iflueced by Vacuum Eergy Curret flow from the semicoductor to the metal for equalizig the Fermi level. Usually we do ot have comlemetary PNP. The two materials before joi E0 The two materials after joi Source Gate Deletio Chael layer Drai Ef Ec Ef Ev Semi-Isulatig Buffer 34
35 MESFET Liear Oeratio Very simle device to maufacture. Curret is domiate by the chael oeig (B) ad the electric field. Build i voltage lus close chael VGS is otetial relates to the chael oeig (B). For the aalysis the vertical field is domiat Start Aalysis with ohm law 1 1 I dx dv I dx d d A qn w a h L ds 1 1 I dx dv d qn w a h 0 d x 0 Vds h x I L 1 d qn w a d dv a 0 Vds V V V bi gs ch x I G 1 dv d 0 V 0 o G 0 d qn w a 2V d 0 r ad deletio L qn V x d for sm all V V V bi gs I G 1 V d 0 V o for l arg e V ds ds 2 I G V V V V V V 3 V o 3 / 2 3 / 2 d 0 ds bi gs ds bi gs ds 35
36 MESFET Saturatio Oeratio Vds reaches the Vo, ich off, voltage Hel with Tailor series. Result i the same equatio as the Mosfet. V V V V V V V V o bi gs dsat dsat o gs bi 2 I G V V V V 3 V o 3 / 2 3 / 2 d 0 dsat o bi gs V V V th bi o 2 2 V V gs I G V V V V 1 d 0 gs th o o 3 3 V o 3 / 2 3x 3x 1 x I d G 0 4V 2 V V gs th qn d o 2 wa 2 w w I V V C V V 2L a 2L r d gs th s gs th L 0 qn a d r 2 th V gs 3 / 2 4 V th 2 36
37 MESFET Oeratio Very simle device to maufacture. Curret is domiate by the chael oeig (B) ad the electric field. Build i voltage lus close chael VGS is otetial relates to the chael oeig (B). VGS Chage Source Gate Deletio Chael layer B Semi-Isulatig Buffer Drai I ch I I qn G G 0 0 V ds 0 d V Wa 1 1 ds V bi 2 3 V V o h dv a gs V V o 1.5 V V V V V bi ch V gs dv ds h x qn I bi gs d 2 0 Wa L r 1.5 V bi V V qn ds 0 d 1 gs V h dv a ch x Source VDS Chage Gate Deletio Chael layer Semi-Isulatig Buffer Drai I sat G 4V 0 o CW 2 2 V V V V V V V gs th gs th th bi o 2 L 37
38 HEMT - Chael Gettig the electros to travel without scatterig effect highest gai BW erformace. Usually we do ot have comlemetary PNP. Source Gate Drai N-AlGaAs Udoed AlGaAs i GaAs There are differet versio with differet materials for: high voltage ad low oise Drai Source 38
39 Caacitace, Threshold voltage ad Pich off voltage the same as MOSFET. I comariso to MOSFET :µ ad trasistor gai (by C) is imroved. If we would have wat to icrease C for gai, Nd is limited by Schottky barrier. HEMT I d _ liear W C L V gs V th V ds 1 2 V 2 ds I d _ sat W C 2 L V gs V th 2 g m W C 2 L V gs V th 39
40 HEMT Fabricatio First active layer is etch out form uused area. The gate is formed after etchig the + layer ad some of the layer for high breakdow voltage We use mushroom gate for low resistace ad mi gate legth. The gate is located closer to source with less mushroom for low Cgs ad far from the drai for high breakdow voltage. 40
41 FET Simlified Model Characterizig iut caacitace ad high frequecy degradatio. Characterizig outut gai ad early voltage for DC ad high frequecy gai curret degradatio. Characterizig feedback g d s 41
42 Modelig FET v1 y11 y12v2 y21v1 y22 v2 v1 y11+y12 -y12 (y21-y12)v1 y22+y12 v2 42
43 Bibliograhy BGU course Itroductio to Semicoductor devices. William Liu, Fudametal of III-V Devices HBTs, MESFETs ad HFETs/HEMTs. R. Jacob Baker, CMOS circuit desig, layout, ad simulatio 43
Basic Physics of Semiconductors
Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.
More informationHeterojunctions. Heterojunctions
Heterojuctios Heterojuctios Heterojuctio biolar trasistor SiGe GaAs 4 96, 007-008, Ch. 9 3 Defiitios eφ s eχ s lemet Ge, germaium lectro affiity, χ (ev) 4.13 Si, silico 4.01 GaAs, gallium arseide 4.07
More informationBasic Physics of Semiconductors
Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.
More informationQuiz #3 Practice Problem Set
Name: Studet Number: ELEC 3908 Physical Electroics Quiz #3 Practice Problem Set? Miutes March 11, 2016 - No aids excet a o-rogrammable calculator - ll questios must be aswered - ll questios have equal
More informationSolar Photovoltaic Technologies
Solar Photovoltaic Techologies ecture-17 Prof. C.S. Solaki Eergy Systems Egieerig T Bombay ecture-17 Cotets Brief summary of the revious lecture Total curret i diode: Quatitative aalysis Carrier flow uder
More information1. pn junction under bias 2. I-Vcharacteristics
Lecture 10 The p Juctio (II) 1 Cotets 1. p juctio uder bias 2. I-Vcharacteristics 2 Key questios Why does the p juctio diode exhibit curret rectificatio? Why does the juctio curret i forward bias icrease
More informationSemiconductors a brief introduction
Semicoductors a brief itroductio Bad structure from atom to crystal Fermi level carrier cocetratio Dopig Readig: (Sedra/Smith 7 th editio) 1.7-1.9 Trasport (drift-diffusio) Hyperphysics (lik o course homepage)
More informationComplementi di Fisica Lecture 24
Comlemeti di Fisica - Lecture 24 18-11-2015 Comlemeti di Fisica Lecture 24 Livio Laceri Uiversità di Trieste Trieste, 18-11-2015 I this lecture Cotets Drift of electros ad holes i ractice (umbers ): coductivity
More informationLecture 9: Diffusion, Electrostatics review, and Capacitors. Context
EECS 5 Sprig 4, Lecture 9 Lecture 9: Diffusio, Electrostatics review, ad Capacitors EECS 5 Sprig 4, Lecture 9 Cotext I the last lecture, we looked at the carriers i a eutral semicoductor, ad drift currets
More information5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.
5.1 troductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio
More informationIntroduction to Microelectronics
The iolar Juctio Trasistor Physical Structure of the iolar Trasistor Oeratio of the NPN Trasistor i the Active Mode Trasit Time ad Diffusio aacitace Ijectio fficiecy ad ase Trasort Factor The bers-moll
More informationSemiconductors. PN junction. n- type
Semicoductors. PN juctio We have reviously looked at the electroic roerties of itrisic, - tye ad - time semicoductors. Now we will look at what haes to the electroic structure ad macroscoic characteristics
More informationLecture 10: P-N Diodes. Announcements
EECS 15 Sprig 4, Lecture 1 Lecture 1: P-N Diodes EECS 15 Sprig 4, Lecture 1 Aoucemets The Thursday lab sectio will be moved a hour later startig this week, so that the TA s ca atted lecture i aother class
More informationEE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction
EE105 Fall 015 Microelectroic Devices ad Circuits Prof. Mig C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH 6-1 Juctio -tye semicoductor i cotact with -tye Basic buildig blocks of semicoductor devices
More informationOverview of Silicon p-n Junctions
Overview of Silico - Juctios r. avid W. Graham West irgiia Uiversity Lae eartmet of omuter Sciece ad Electrical Egieerig 9 avid W. Graham 1 - Juctios (iodes) - Juctios (iodes) Fudametal semicoductor device
More information2.CMOS Transistor Theory
CMOS LSI esig.cmos rasistor heory Fu yuzhuo School of microelectroics,sju Itroductio omar fadhil,baghdad outlie PN juctio priciple CMOS trasistor itroductio Ideal I- characteristics uder static coditios
More informationChapter 2 Motion and Recombination of Electrons and Holes
Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Motio 3 1 2 Average electro or hole kietic eergy kt mv th 2 2 v th 3kT m eff 23 3 1.38 10 JK 0.26 9.1 10 1 31 300 kg K 5 7 2.310 m/s 2.310
More informationChapter 2 Motion and Recombination of Electrons and Holes
Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Eergy ad Thermal Velocity Average electro or hole kietic eergy 3 2 kt 1 2 2 mv th v th 3kT m eff 3 23 1.38 10 JK 0.26 9.1 10 1 31 300 kg
More informationDiode in electronic circuits. (+) (-) i D
iode i electroic circuits Symbolic reresetatio of a iode i circuits ode Cathode () (-) i ideal diode coducts the curret oly i oe directio rrow shows directio of the curret i circuit Positive olarity of
More informationNonequilibrium Excess Carriers in Semiconductors
Lecture 8 Semicoductor Physics VI Noequilibrium Excess Carriers i Semicoductors Noequilibrium coditios. Excess electros i the coductio bad ad excess holes i the valece bad Ambiolar trasort : Excess electros
More informationBipolar Junction Transistors
ipolar Juctio Trasistors ipolar juctio trasistor (JT) was iveted i 948 at ell Telephoe Laboratories Sice 97, the high desity ad low power advatage of the MOS techology steadily eroded the JT s early domiace.
More informationFYS Vår 2016 (Kondenserte fasers fysikk)
FYS3410 - Vår 2016 (Kodeserte fasers fysikk) http://www.uio.o/studier/emer/matat/fys/fys3410/v16/idex.html Pesum: Itroductio to Solid State Physics by Charles Kittel (Chapters 1-9 ad 17, 18, 20) Adrej
More informationIntroduction to Semiconductor Devices and Circuit Model
Itroductio to Semicoductor Devices ad Circuit Model Readig: Chater 2 of Howe ad Sodii Electrical Resistace I + V _ W homogeeous samle t L Resistace R V I L = ρ Wt (Uits: Ω) where ρ is the resistivity (Uits:
More informationThe aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is:
Semicoductor evices Prof. Rb Robert tat A. Taylor The aim of the course is to give a itroductio to semicoductor device physics. The syllabus for the course is: Simple treatmet of p- juctio, p- ad p-i-
More informationCarriers in a semiconductor diffuse in a carrier gradient by random thermal motion and scattering from the lattice and impurities.
Diffusio of Carriers Wheever there is a cocetratio gradiet of mobile articles, they will diffuse from the regios of high cocetratio to the regios of low cocetratio, due to the radom motio. The diffusio
More informationIV. COMPARISON of CHARGE-CARRIER POPULATION at EACH SIDE of the JUNCTION V. FORWARD BIAS, REVERSE BIAS
Fall-2003 PH-31 A. La Rosa JUNCTIONS I. HARNESSING ELECTRICAL CONDUCTIVITY IN SEMICONDUCTOR MATERIALS Itrisic coductivity (Pure silico) Extrisic coductivity (Silico doed with selected differet atoms) II.
More informationLecture 3. Electron and Hole Transport in Semiconductors
Lecture 3 lectro ad Hole Trasort i Semicoductors I this lecture you will lear: How electros ad holes move i semicoductors Thermal motio of electros ad holes lectric curret via lectric curret via usio Semicoductor
More informationDigital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction
Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static
More informationIntroduction to Solid State Physics
Itroductio to Solid State Physics Class: Itegrated Photoic Devices Time: Fri. 8:00am ~ 11:00am. Classroom: 資電 206 Lecturer: Prof. 李明昌 (Mig-Chag Lee) Electros i A Atom Electros i A Atom Electros i Two atoms
More informationELECTRICAL PROPEORTIES OF SOLIDS
DO PHYSICS ONLINE ELECTRICAL PROPEORTIES OF SOLIDS ATOMIC STRUCTURE ucleus: rotos () & electros electros (-): electro cloud h h DE BROGLIE wave model of articles mv ELECTRONS IN ATOMS eergy levels i atoms
More informationSchottky diodes: I-V characteristics
chottky diodes: - characteristics The geeral shape of the - curve i the M (-type) diode are very similar to that i the p + diode. However the domiat curret compoets are decidedly differet i the two diodes.
More informationDigital Integrated Circuits
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic
More informationDoped semiconductors: donor impurities
Doped semicoductors: door impurities A silico lattice with a sigle impurity atom (Phosphorus, P) added. As compared to Si, the Phosphorus has oe extra valece electro which, after all bods are made, has
More informationLecture #25. Amplifier Types
ecture #5 Midterm # formatio ate: Moday November 3 rd oics to be covered: caacitors ad iductors 1 st -order circuits (trasiet resose) semicoductor material roerties juctios & their alicatios MOSFEs; commo-source
More informationYuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior
More informationSOLUTIONS: ECE 606 Homework Week 7 Mark Lundstrom Purdue University (revised 3/27/13) e E i E T
SOUIONS: ECE 606 Homework Week 7 Mark udstrom Purdue Uiversity (revised 3/27/13) 1) Cosider a - type semicoductor for which the oly states i the badgap are door levels (i.e. ( E = E D ). Begi with the
More informationECE 442. Spring, Lecture - 4
ECE 44 Power Semicoductor Devices ad Itegrated circuits Srig, 6 Uiversity of Illiois at Chicago Lecture - 4 ecombiatio, geeratio, ad cotiuity equatio 1. Geeratio thermal, electrical, otical. ecombiatio
More informationELECTRONICS AND COMMUNICATION ENGINEERING ESE TOPICWISE OBJECTIVE SOLVED PAPER-I
ELECTRONICS AND COMMUNICATION ENGINEERING ESE TOPICWISE OBJECTIVE SOLVED PAPER-I From (1991 018) Office : F-16, (Lower Basemet), Katwaria Sarai, New Delhi-110016 Phoe : 011-65064 Mobile : 81309090, 9711853908
More informationDigital Integrated Circuits
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Review cotet Tye Cocet 15, Comutig 10 hours Fri. 6
More informationLecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)
ecture 9 MOS Field ffect Trasistor (MOSFT or FT) this lecture you will lear: The oeratio ad workig of the MOS trasistor A MOS aacitor with a hael otact ( Si) metal cotact Si Si GB B versio layer PSi substrate
More informationTwo arbitrary semiconductors generally have different electron affinities, bandgaps, and effective DOSs. An arbitrary example is shown below.
9. Heterojuctios Semicoductor heterojuctios A heterojuctio cosists of two differet materials i electrical equilibrium separated by a iterface. There are various reasos these are eeded for solar cells:
More informationLecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor
Lecture 5: HT C Properties asic operatio of a (Heterojuctio) ipolar Trasistor Abrupt ad graded juctios ase curret compoets Quasi-Electric Field Readig Guide: 143-16: 17-177 1 P p ++.53 Ga.47 As.53 Ga.47
More informationp/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D
/ juctio Isolated, regios: o electric cotact, ot i equilibrium E vac E C E C E E F E i E i E F E E V E V / juctio I equilibrium, the Fermi level must be costat. Shift the eergy levels i ad regios u/dow
More informationMOSFET IC 3 V DD 2. Review of Lecture 1. Transistor functions: switching and modulation.
Review of Lecture Lecture / Trasistor fuctios: switchig ad modulatio. MOSFT 3 Si I 3 DD How voltage alied to Gate cotrols curret betwee Source ad Drai? 3 Source Gate Drai 3 oltage? urret? -Si Al -Si -Si*
More informationBasic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite
Basic Cocepts of Electricity oltage E Curret I Ohm s Law Resistace R E = I R 1 Electric Fields A electric field applies a force to a charge Force o positive charge is i directio of electric field, egative
More informationParasitic Resistance L R W. Polysilicon gate. Drain. contact L D. V GS,eff R S R D. Drain
Parasitic Resistace G Polysilico gate rai cotact V GS,eff S R S R S, R S, R + R C rai Short Chael Effects Chael-egth Modulatio Equatio k ( V V ) GS T suggests that the trasistor i the saturatio mode acts
More informationSolid State Device Fundamentals
Solid State Device Fudametals ENS 345 Lecture Course by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 982 2812 4N101b 1 Thermal motio of electros Average kietic eergy of electro or hole (thermal
More informationLecture 2. Dopant Compensation
Lecture 2 OUTLINE Bac Semicoductor Phycs (cot d) (cotd) Carrier ad uo PN uctio iodes Electrostatics Caacitace Readig: Chater 2.1 2.2 EE105 Srig 2008 Lecture 1, 2, Slide 1 Prof. Wu, UC Berkeley oat Comesatio
More informationdoi: info:doi/ /ispsd
doi: ifo:doi/1.119/ipd.212.622952 1.5um 3.um 6.um calig Rule for Very hallow Trech IGBT toward CMO Process Comatibility Masahiro Taaka ad Ichiro Omura Kyushu Istitute of Techology 1-1 esui-cho, Tobata-ku,
More informationDigital Integrated Circuit Design
Digital Itegrated Circuit Desig Lecture 4 PN Juctio -tye -tye Adib Abrishamifar EE Deartmet IUST Diffusio (Majority Carriers) Cotets PN Juctio Overview PN Juctios i Equilibrium Forward-biased PN Juctios
More informationPhoto-Voltaics and Solar Cells. Photo-Voltaic Cells
Photo-Voltaics ad Solar Cells this lecture you will lear: Photo-Voltaic Cells Carrier Trasort, Curret, ad Efficiecy Solar Cells Practical Photo-Voltaics ad Solar Cells ECE 407 Srig 009 Farha aa Corell
More informationSemiconductor Electronic Devices
Semicoductor lectroic evices Course Codes: 3 (UG) 818 (PG) Lecturer: Professor thoy O eill mail: athoy.oeill@cl.ac.uk ddress: 4.31, Merz Court ims: To provide a specialist kowledge of semicoductor devices.
More informationElectrical conductivity in solids. Electronics and Microelectronics AE4B34EM. Splitting of discrete levels (Si) Covalent bond. Chemical Atomic bonds
Electrical coductivity i solids Eergy bad structure lico atoms (the most commo semicoductor material) Electroics ad Microelectroics AE4B34EM 3. lecture Semicoductors N juctio Diodes Electros otetial eergy
More informationIntrinsic Carrier Concentration
Itrisic Carrier Cocetratio I. Defiitio Itrisic semicoductor: A semicoductor material with o dopats. It electrical characteristics such as cocetratio of charge carriers, deped oly o pure crystal. II. To
More informationMark Lundstrom Spring SOLUTIONS: ECE 305 Homework: Week 5. Mark Lundstrom Purdue University
Mark udstrom Sprig 2015 SOUTIONS: ECE 305 Homework: Week 5 Mark udstrom Purdue Uiversity The followig problems cocer the Miority Carrier Diffusio Equatio (MCDE) for electros: Δ t = D Δ + G For all the
More informationLecture 6. Semiconductor physics IV. The Semiconductor in Equilibrium
Lecture 6 Semicoductor physics IV The Semicoductor i Equilibrium Equilibrium, or thermal equilibrium No exteral forces such as voltages, electric fields. Magetic fields, or temperature gradiets are actig
More informationECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions
ECE606: Solid State evices Lecture 14 Electrostatics of - juctios Gerhard Klimeck gekco@urdue.edu Outlie 1) Itroductio to - juctios ) rawig bad-diagrams 3) ccurate solutio i equilibrium 4) Bad-diagram
More informationPhotodiodes. 1. Current and Voltage in an Illuminated Junction 2. Solar Cells
Photodiodes 1. Curret ad Voltae i a llumiated Juctio 2. olar Cells Diode Equatio D (e.) ( e qv / kt 1) V D o ( e qv / kt 1) Particle Flow uder Reversed Bias Particle Flow uder llumiatio W -tye -tye Otical
More informationSummary of pn-junction (Lec )
Lecture #12 OUTLNE Diode aalysis ad applicatios cotiued The MOFET The MOFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOFET Readig Howe
More informationMonograph On Semi Conductor Diodes
ISSN (ONLINE) : 395-695X ISSN (PRINT) : 395-695X Available olie at www.ijarbest.com Iteratioal Joural of Advaced Research i Biology, Ecology, Sciece ad Techology (IJARBEST) Vol. 1, Issue 3, Jue 015 Moograh
More informationSinusoidal stimulus. Sin in Sin at every node! Phasors. We are going to analyze circuits for a single sinusoid at a time which we are going to write:
Siusoidal stimulus Si i Si at every ode! We are goig to aalyze circuits for a sigle siusoid at a time which we are goig to write: vi ( t i si( t + φ But we are goig to use expoetial otatio v ( t si( t
More informationECEN Microelectronics. Semiconductor Physics and P/N junctions 2/05/19
ECEN 3250 Microelectroics Semicoductor Physics ad P/N juctios 2/05/19 Professor J. Gopiath Professor J. Gopiath Uiversity of Colorado at Boulder Microelectroics Sprig 2014 Overview Eergy bads Atomic eergy
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 006 Microelectroic Devices ad Circuits Prof. Ja M. Rabaey (ja@eecs) Lecture 3: Semicoductor Basics (ctd) Semicoductor Maufacturig Overview Last lecture Carrier velocity ad mobility Drift currets
More informationSemiconductor Device Modeling and Characterization EE5342, Lecture 21 -Sp 2002
Semicoductor Device Modelig ad Characterizatio EE5342 ecture 21 -Sp 2002 Professor Roald. Carter roc@uta.edu http://www.uta.edu/roc/ 21 02Apr02 1 Fully biased -MOS capacitor Chael if G > G S E x > 0 +
More informationRegenerative Property
DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace
More informationEE415/515 Fundamentals of Semiconductor Devices Fall 2012
11/18/1 EE415/515 Fudametals of Semicoductor Devices Fall 1 ecture 16: PVs, PDs, & EDs Chater 14.1-14.6 Photo absortio Trasaret or oaque Photo eergy relatioshis c hc 1.4 m E E E i ev 11/18/1 ECE 415/515
More informationKJ 8056 CHAPTER 1. ELECTROCHEMICAL SENSORS. Part B. Semiconductor devices as chemical sensors
NTNUet. of Chemistry KJ 8056 CHAPTER 1. ELECTROCHEMICAL SENSORS Part B. Semicoductor devices as chemical sesors CONTENTS By F. G. Baica, August 2006 B.1. Semicoductors devices a) Silico ad Germaium semicoductors
More informationForward and Reverse Biased Junctions
TEMARIO DEL CURSO DE FUNDAMENTOS DE FÍSICA DE SEMICONDUCTORES 1. Itroducció a Física Electróica 1.1 Proiedades de cristales y crecimieto de semicoductores 1. Átomos y electroes 1.3 Badas de eergía y ortadores
More informationNanomaterials for Photovoltaics (v11) 6. Homojunctions
Naomaterials for Photovoltaics (v11) 1 6. Homojuctios / juctio diode The most imortat device cocet for the coversio of light ito electrical curret is the / juctio diode. We first cosider isolated ad regios
More informationCompact Modeling of Noise in the MOS Transistor
Compact Modelig of Noise i the MOS Trasistor Aada Roy, Christia Ez, ) Swiss Federal Istitute of Techology, ausae (EPF), Switzerlad ) Swiss Ceter for Electroics ad Microtechology (CSEM) Neuchâtel, Swtzerlad
More informationTemperature-Dependent Kink Effect Model for Partially-Depleted SOI NMOS Devices
254 IEEE RANSACIONS ON ELECRON DEVICES, VOL. 46, NO. 1, JANUARY 1999 emperature-depedet Kik Effect Model for Partially-Depleted SOI NMOS Devices S. C. Li ad J. B. Kuo Abstract his paper reports a closed-form
More informationEE3310 Class notes Part 3. Solid State Electronic Devices - EE3310 Class notes Transistors
EE3310 Class otes Part 3 Versio: Fall 2002 These class otes were origially based o the hadwritte otes of Larry Overzet. It is expected that they will be modified (improved?) as time goes o. This versio
More informationElectrical Resistance
Electrical Resistace I + V _ W Material with resistivity ρ t L Resistace R V I = L ρ Wt (Uit: ohms) where ρ is the electrical resistivity Addig parts/billio to parts/thousad of dopats to pure Si ca chage
More informationEEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,
More informationECE606: Solid State Devices Lecture 19 Bipolar Transistors Design
606: Solid State Devices Lecture 9 ipolar Trasistors Desig Gerhard Klimeck gekco@purdue.edu Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary
More informationCapacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8
CS 15 Fall 23, Lecture 8 Lecture 8: Capacitor ad PN Juctio Prof. Nikejad Lecture Outlie Review of lectrotatic IC MIM Capacitor No-Liear Capacitor PN Juctio Thermal quilibrium lectrotatic Review 1 lectric
More informationEECS130 Integrated Circuit Devices
EECS130 Itegrated Circuit Devices Professor Ali Javey 9/04/2007 Semicoductor Fudametals Lecture 3 Readig: fiish chapter 2 ad begi chapter 3 Aoucemets HW 1 is due ext Tuesday, at the begiig of the class.
More informationThe Bipolar Transistor
hater 2 The Biolar Trasistor hater 2 The Biolar Trasistor Bardee, Brattai ad Shockley develoed the Biolar Juctio Trasistor i 1947 at Bell Laboratories [1]. These researchers oticed that i certai exerimetal
More informationKey Questions. ECE 340 Lecture 36 : MOSFET II 4/28/14
Thigs you should kow whe you leae C 40 Lecture 6 : MOSFT Class Outlie: Short Chael ffects Key Questios Why is the mobility i the chael lower tha i the bulk? Why do strog electric fields degrade chael mobility?
More informationMORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018
//8 DIGITA EECTRONICS SYSTEM DESIGN FA 8 PROFS. IRIS BAHAR & ROD BERESFORD OCTOBER, 8 ECTURE 9: CMOS TRANSIENT BEHAIOR MORE TUTORIAS FOR ERIOG O the course website you ca fid some useful liks to additioal
More informationLECTURE 5 PART 2 MOS INVERTERS STATIC DESIGN CMOS. CMOS STATIC PARAMETERS The Inverter Circuit and Operating Regions
LECTURE 5 PART 2 MOS INVERTERS STATIC ESIGN CMOS Objectives for Lecture 5 - Part 2* Uderstad the VTC of a CMOS iverter. Uderstad static aalysis of the CMOS iverter icludig breakpoits, VOL, V OH,, V IH,
More informationECE 695 Numerical Simulations Lecture 15: Advanced Drift-Diffusion Simulations. Prof. Peter Bermel February 13, 2017
ECE 695 Numerical Simulatios Lecture 15: Advaced Drift-Diffusio Simulatios Prof. Peter Bermel February 13, 2017 Outlie Drift Diffusio Model Physical Effects Setaurus Alicatios: Trasistor Modelig Itroductio
More informationTransistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation
P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT)
More informationMODULE 1.2 CARRIER TRANSPORT PHENOMENA
MODULE 1.2 CARRIER TRANSPORT PHENOMENA Carrier Trasort Pheoeo Carrier drift: obility, coductivity ad velocity saturatio Carrier Diffusio: diffusio curret desity, total curret desity The Eistei relatio
More informationCHAPTER 3 DIODES. NTUEE Electronics L.H. Lu 3-1
CHPTER 3 OES Chater Outlie 3.1 The deal iode 3. Termial Characteristics of Juctio iodes 3.3 Modelig the iode Forward Characteristics 3.4 Oeratio i the Reverse Breakdow Regio-Zeer iodes 3.5 Rectifier Circuits
More informationMinimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2
UNIERSITY OF CALIFORNIA College of Egieerig Departmet of Electrical Egieerig ad Computer Scieces Last modified o February 1 st, 005 by Chris Baer (crbaer@eecs Adrei ladimirescu Homewor #3 EECS141 Due Friday,
More informationECE606: Solid State Devices Lecture 9 Recombination Processes and Rates
ECE606: Solid State Devices Lecture 9 Recombiatio Processes ad Rates Gerhard Klimeck gekco@urdue.edu Outlie ) No-equilibrium systems ) Recombiatio geeratio evets 3) Steady-state ad trasiet resose ) Motivatio
More informationHole Drift Mobility, Hall Coefficient and Coefficient of Transverse Magnetoresistance in Heavily Doped p-type Silicon
Iteratioal Joural of Pure ad Alied Physics ISSN 973-776 Volume 6 Number (). 9 Research Idia Publicatios htt://www.riublicatio.com/ija.htm Hole Drift Mobility Hall Coefficiet ad Coefficiet of rasverse Magetoresistace
More informationValence band (VB) and conduction band (CB) of a semiconductor are separated by an energy gap E G = ev.
9.1 Direct ad idirect semicoductors Valece bad (VB) ad coductio bad (CB) of a semicoductor are searated by a eergy ga E G = 0.1... 4 ev. Direct semicoductor (e.g. GaAs): Miimum of the CB ad maximum of
More informationMetal Gate. Insulator Semiconductor
MO Capacitor MO Metal- Oxide- emicoductor MO actually refers to Metal ilico Diide ilico Other material systems have similar MI structures formed by Metal Isulator emicoductor The capacitor itself forms
More informationECE606: Solid State Devices Lecture 8
ECE66: Solid State evices Lecture 8 Gerhard Klimeck gekco@urdue.edu Remider:»Basic cocets of doors ad accetors»statistics of doors ad accetor levels»itrisic carrier cocetratio Temerature deedece of carrier
More informationEE415/515 Fundamentals of Semiconductor Devices Fall 2012
090 EE4555 Fudaetals of Seicoductor evices Fall 0 ecture : MOSFE hapter 0.3, 0.4 090 J. E. Morris Reider: Here is what the MOSFE looks like 090 N-chael MOSFEs: Ehaceet & epletio odes 090 J. E. Morris 3
More informationChapter 5 Carrier transport phenomena
Chater 5 Carrier trasort heomea W.K. Che lectrohysics, NCTU Trasort The et flow of electros a holes i material is calle trasort Two basic trasort mechaisms Drift: movemet of charge ue to electric fiels
More informationECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor
C606: Solid State Devices Lecture 0 Heterojuctio ipolar Trasistor Gerhard Klimeck gekco@purdue.edu 1 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary
More informationDATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear.
//8 IGIT EECTRONICS SYSTEM ESIGN F 8 PROFS. IRIS HR & RO ERESFOR OCTOER, 8 ECTURE : CMOS TRNSIENT EHIOR TSHEETS FOR PRTS ll arts rovided for you i our kits come with datasheets Pi layout i ackage Schematic
More informationRun-length & Entropy Coding. Redundancy Removal. Sampling. Quantization. Perform inverse operations at the receiver EEE
Geeral e Image Coder Structure Motio Video (s 1,s 2,t) or (s 1,s 2 ) Natural Image Samplig A form of data compressio; usually lossless, but ca be lossy Redudacy Removal Lossless compressio: predictive
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationSolid State Device Fundamentals
Solid State Device Fudametals ES 345 Lecture ourse by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 98 81 4101b ollege of State Islad / UY Dopig semicoductors Doped semicoductors are semicoductors,
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More information