ECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor

Size: px
Start display at page:

Download "ECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor"

Transcription

1 C606: Solid State Devices Lecture 0 Heterojuctio ipolar Trasistor Gerhard Klimeck gekco@purdue.edu 1 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5, 198.

2 How to make a better Trasistor β i, N poly, ballistic i, N υth υ s Graded ase trasport Polysilico mitter Heterojuctio bipolar trasistor g, NC, NV, e ( g, g, ) = e g, β N N e i, i,,, mitter badgap > ase adgap β β 3 Heterojuctio ipolar Trasistors i) Wide gap mitter HT emitter G1 > G p+ base G collector + G ii) Double Heterojuctio ipolar Trasistor emitter G1 > G p+ base G collector + G3 > G 4

3 Mesa HTs emitter G1 > G p+ base G collector + G3 > G Mesa HT p+ base -collector + semi-isulatig substrate Itetioal traps, Fermi level pied Low coductace Low capacitace High speed 5 Applicatios 1) Optical fiber commuicatios -40Gb/s.160Gb/s ) Widebad, high-resolutio DA/AD coverters ad digital frequecy sythesizers -military radar ad commuicatios 3) Moolithic, millimeter-wave IC s (MMIC s) -frot eds for receivers ad trasmitters future eed for trasistors with 1 THz power-gai cutoff freq. 6

4 ackgroud A heterojuctio bipolar trasistor Kroemer Schokley realized that HT is possible, but Kroemer really provided the foudatio of the field ad worked out the details. 7 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5,

5 Topic Map Diode quilibrium DC Small sigal Large Sigal Circuits Schottky JT/HT MOS 9 adgaps ad Lattice Matchig 10

6 ad Diagram at quilibrium + ( D A ) D = q p + N N 1 = J r + g t q p 1 = J r + g t q J N N N J = qµ + qd N N N P P P = qpµ qd p P P P quilibrium DC d/dt=0 Small sigal d/dt ~ jωt Trasiet --- Charge cotrol model 11 N-Al 0.3 Ga 0.7 As: p-gaas (Type-I Heterojuctio) N D N A Vacuum Level χ F G 1.80 ev χ 1 G 1.4 ev Abrupt juctio HT 1

7 uilt-i Potetial: oudary + χ + qv = + χ 1 1 bi g, qv bi χ χ 1 F 1 g, qv = + χ χ bi g, 1 1 N N = k T l + N N e A D g, / kt V, C, 1 ( χ χ ) 1 13 Iterface oudary Coditios -field 1 D κ ε x x p + ( 0 ) = D( 0 ) + ( 0 ) = κε ( 0 ) 0 0 dv κ1ε 0 dx 0 dv = κε 0 dx + 0 Positio Displacemet is cotiuous D is ot cotiuous if there is a surface charge 14

8 Aalytical Solutio for Heterojuctios Charg e -field x x p x x ( 0 ) + ( 0 ) qn Dx = k ε s, 0 qn Axp = k ε s, 0 NDx = N Axp Charge cotiuity (idepedet of k) Potetial x s, 0 + ( 0 ) ( 0 ) x x Vbi = + qndx qn Axp = + k ε k ε s, 0 p 15 ase mitter Depletio Regio N D x N A x p V N x bi, p, qn x, qnx = + κ ε κ ε s, = N x p, 0 s, 0 x x = p = ε 0 s, s, κ κ N ( κ s, + κ s, ) q N N N ε 0 s, s, κ κ N V ( κ s, + κ s, ) q N N N bi V bi 16

9 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5, N-Al 0.3 Ga 0.7 As: p-gaas (Type-I Heterojuctio) N D N A Vacuum Level χ F G 1.80 ev χ 1 G 1.4 ev Abrupt juctio HT 18

10 P-Al 0.3 Ga 0.7 As : -GaAs (Type I juctios) 0 Vacuum level χ 1 qv (x) qv I l V jp G 1.80 ev χ V j F G 1.4 ev Depletio layer Depletio layer Alam C-606 S09 19 N-p vs P- of Type I Heterostructure 0

11 (AlIAs/IP) Type II Juctios N D N A Vacuum level χ χ 1 F 1 N-Al 0.3 Ga 0.7 As : -GaAs Juctios Isotype Heterojuctio V G 1.4 ev G 1.80 ev Depletio Layer Accumulatio Layer Metal-Metal juctios have similar features differet workfuctios => differet bad lieups thermoelectric coolers, electros travelig from oe side to the other ca gai ad lose eergy

12 P-GaSb : -IAs (Type III) 0 Field-free vacuum level χ 1 G 0.7 ev χ FP F G 0.36 ev 3 P-GaSb : -IAs (Type III) = 0.87 ev G 0.7 ev F G 0.36 ev Accumulatio Layer! Accumulatio Layer! 4

13 Coclusio 1. Heterojuctio trasistors offer a solutio to the limitatios of poly-si bipolar trasistors.. quilibrium solutios for HTs are very similar to those of ormal JTs. 3. Depedig o the aligmet, there could be differet types of heterojuctios. ach has differet usage. 4. We will discuss curret trasport i HTs i the ext sectio. 5 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5,

14 Abrupt Juctio HTs i C / kt J, = q υrpe = J ( V = 0) N J F J J p i = q υ e N D i = q N W ( ) C / kt qv / kt Rp p qv / k T N υrp i C / kt β = e N D p W i e e J p Gai i abrupt p JT defied oly by valece bad discotiuity! g, NC, NV, e ( g, g, ) = e g, β N N e i, i,,, β = N D N A β υ Rp /kt ( D p W ) e V 7 β but we are hopig for eve better gai N N β N D W N D W i, υth υth ~ i, p / p / ( g ) e β β = N υ N D W R, p / k T ( ) p e V Abrupt juctio HT For full gai, we eed graded juctio HT 8

15 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5, Abrupt Juctio V (x) x N x P x V jn V jp G 1.4 ev G 1.80 ev χ(x) (x) = 0 χ(x) qv ( x) (x) = (x) G (x) x N x P x 30

16 Graded ase-mitter Juctio V (x) x N x P x G 1.4 ev G 1.80 ev χ(x) (x) = 0 χ(x) qv ( x) (x) = (x) G (x) x N x P x 31 Curret Gai No expoetial Suppressio! J G > G F J i qv / kt = q N A W e D J q D i p = ND W e p qv / k T J p β = N D N A D D p W i W i x i = N C N V e G /k T β N D N A D D p W W e G /k T 3

17 Advatages of HT: Iverted ase Dopig β DC N N D W e D W D A p G / kt 1) Thi ase for high speed ) Very heavily doped ase to prevet Puch Through, reduce arly effect, ad to lower R ex 3) Moderately doped mitter (lower C j, ) iverted base dopig N A >> N D 33 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5,

18 How to make a better Trasistor β N D W i, poly, ballistic i, N υs Heterojuctio bipolar trasistor Graded ase trasport Polysilico mitter g, i, NC, NV, e ( g, g, ) = e g, β N N e i,,, β β 35 Graded ases AC χ(x) G (x) F G (x) Itrisic compositioally graded Uiformly p-doped compositioally graded 36

19 Graded ase HTs J i D J = q e N W qv / kt D = e W F i J p q N p qv / k T N D W β DC = N i Dp W i J p x W W τ b = << µ D eff eff G q = W 37 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5,

20 Double HJT Symmetrical operatio (simplify circuiots) J G > G F GC > G No charge storage whe the b-c juctio is forward biased (i is smaller) J p x Reduced collector offset voltage Higher collector breakdow voltage (higher gap) 39 Offset Voltage I C C I C I I V V C does I C = 0 at V C = 0? 40

21 Offset Voltage J 1 J i D ( )/ J1 = q e F N A W i D ( )/ J = q e N A W D ic p ( )/ J3 = q e N DC WC q V V kt q V VC kt q V VC kt J 3 x JC = J J J 1 3 set J C = 0, assume V = 0, solve for V C =V OS 41 Offset Voltage Result V OS = k T q l ( 1+ 1 γ R) J ( i N A )( D W ) γ R = = (Reverse mitter ijectio efficiecy) J3 ( ic NDC )( Dp WC ) Wat a large γ R for small V os. Wide badgap collector helps. 4

22 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary 5. Abrupt juctio HTs 6. Graded juctio HTs 7. Graded base HTs 8. Double heterojuctio HTs 9. Coclusios moder desig Heterostructure Fudametals, by Mark Ludstrom, Purdue Uiversity, Herbert Kroemer, Heterostructure bipolar trasistors ad itegrated circuits, Proc. I, 70, pp. 13-5, Puttig the Terms Together log10 f T Kirk Curret ase trasit time Collector trasit time 1 W W C = + + π ft D υ sat I K log10 I C kt C j, C C j, qi + C juctio chargig time Quatios: Why does HTs have such high performace? 44

23 pitaxial Layer Desig (II) DHT: Abrupt IP emitter, IGaAs base, IAlGaAs C/ grades 45 pitaxial Layer Desig (III) 46

24 Summary 1) The use of a wide badgap emitter has two beefits: -allows heavy base dopig -allows moderate emitter dopig ) The use of a wide badgap collector has beefits: -symmetrical device -reduced charge storage i saturatio -reduced collector offset voltage -higher collector breakdow voltage 3) adgap egieerig has potetial beefits: -heterojuctio lauchig ramps -compositioally graded bases -elimiatio of bad spikes 4) HTs have the potetial for THz cutoff frequecies. However, it has yield issues ad heatig ad cotact R problems. 4 7 Outlie from previous lecture 1) Curret gai i JTs ) Cosideratios for base dopig 3) Cosideratios for collector dopig 4) Itermediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) Coclusios RF: SDF, Chapter 10 48

25 Topic Map Diode quilibrium DC Small sigal Large Sigal Circuits Schottky JT/HT MOS 49 Small Sigal Respose log 10 β C I V (i) P+ N P IC VC (out) 1 ω β( ω) β β DC ω log 10 f f β f T 1 W W C kt = + + C j, C + C j, π ft D sat qi υ C Desire high f T High IC Low capacitaces Low widths 50

26 Frequecy Respose The gai of a amplifier is affected by the capacitace associated with its circuit. This capacitace reduces the gai i both the low ad high frequecy rages of operatio. The reductio of gai i the low frequecy bad is due to the couplig ad bypass capacitors selected. They are essetially short circuits i the mid ad high bads. The reductio of gai i the high frequecy bad is due to the iteral capacitace of the amplifyig device, e.g., JT, FT, etc. This capacitace is represeted by capacitors i the small sigal equivalet circuit for these devices. They are essetially ope circuits i the low ad mid bads. 51 Small Sigal Respose (Commo mitter) From bers Moll Model DC Circuit C µ => AC small sigal Circuit C I reverse bias, I R =0 I V (i) P+ N P IC C V C (out) I ( α ) 1 F IF C π IR α I I α I F F R R r π C π C µ g m V I C F qv / kt ( ) I = I e F 0 1 ( 1 α ) 1 di d F IF qi = = = r dv dv k T π g δ m d( α F IF ) qic = = dv k T ( α I ) F F m m = g δv = g υ = β 1 qic DC k T I 5

27 Short Circuit Curret Gai C µ C i gmυ + jωc C µ υc β ( f ) = = i 1 υ + jωcπ υ + jωcµ υ rπ r π C π gmυ gm jωt Cµ gm β ( ft ) 1 = 1 jωt C + C + jωt Cπ + jωcµ rπ ( π µ ) 1 1 Cπ + Cµ kt k T = = ω π f g qi qi T T ( C j, C C j, ) ( Cd, C Cd, ) m C C k T C dq qi di dv di d, C Cd, C = = C C 53 Short Circuit Curret Gai C µ C r π C π gmυ gm jωt Cµ gm β ( ft ) 1 = 1 jωt C + C + jωt Cπ + jωcµ rπ ( π µ ) 1 1 Cπ + Cµ kt k T = = ω π f g qi qi T T ( C j, C C j, ) ( Cd, C Cd, ) m C C k T C dq qi di dv di d, C Cd, C = = C C 54

28 Short Circuit Curret Gai C µ C r π C π gmυ 1 1 Cπ + Cµ kt k T = = ω π f g qi qi T T ( C j, C C j, ) ( Cd, C Cd, ) m C C k T C dq qi di dv di d, C Cd, C = = C C 55 ase Trasit Time 1 Ref. Charge cotrol model N + P dq di C Q = I C 1 q W = 1 = 1 q W W D ase trasit time 56

29 Collector Trasit Time lectros ijected ito collector depletio regio very high fields more tha diffusio => drift => acceleratio of carriers Charge imaged i collector N + P τ = W υ C sat? i τ t τ q τ W = = = C eff, C i υ sat 1 i τ = q 57 Puttig the Terms Together Collector trasit time log10 f T Kirk Curret ase trasit time 1 W W C = + + π ft D υ sat I K log10 I C kt C j, C C j, qi + C Juctio chargig time Do you see the motivatio to reduce W ad W C as much as possible? What problem would you face if you push this too far? Icreasig I C too high reduces W C ad icreases the overall capacitace => frequecy rolls off. 58

30 High Frequecy Metrics (curret-gai cutoff frequecy, f T ) 1 τ = π f = D + υ + I + W WC kt q C C Rex c C cb T sat C (power-gai cutoff frequecy, f max ) ( j, + j, C ) + ( R ) f max = f T 8π R bb C cbi 59 Summary We have discussed various modificatios of the classical JTs ad explaied why improvemet of performace has become so difficult i recet years. The small sigal aalysis illustrates the importace of reduced juctio capacitace, resistaces, ad trasit times. Classical homojuctios JTs ca oly go so far, further improvemet is possible with heterojuctio bipolar trasistors. 60

ECE606: Solid State Devices Lecture 19 Bipolar Transistors Design

ECE606: Solid State Devices Lecture 19 Bipolar Transistors Design 606: Solid State Devices Lecture 9 ipolar Trasistors Desig Gerhard Klimeck gekco@purdue.edu Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary

More information

Lecture 29: BJT Design (II)

Lecture 29: BJT Design (II) NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base

More information

Lecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor

Lecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor Lecture 5: HT C Properties asic operatio of a (Heterojuctio) ipolar Trasistor Abrupt ad graded juctios ase curret compoets Quasi-Electric Field Readig Guide: 143-16: 17-177 1 P p ++.53 Ga.47 As.53 Ga.47

More information

Bipolar Junction Transistors

Bipolar Junction Transistors ipolar Juctio Trasistors ipolar juctio trasistor (JT) was iveted i 948 at ell Telephoe Laboratories Sice 97, the high desity ad low power advatage of the MOS techology steadily eroded the JT s early domiace.

More information

Two arbitrary semiconductors generally have different electron affinities, bandgaps, and effective DOSs. An arbitrary example is shown below.

Two arbitrary semiconductors generally have different electron affinities, bandgaps, and effective DOSs. An arbitrary example is shown below. 9. Heterojuctios Semicoductor heterojuctios A heterojuctio cosists of two differet materials i electrical equilibrium separated by a iterface. There are various reasos these are eeded for solar cells:

More information

Introduction to Microelectronics

Introduction to Microelectronics The iolar Juctio Trasistor Physical Structure of the iolar Trasistor Oeratio of the NPN Trasistor i the Active Mode Trasit Time ad Diffusio aacitace Ijectio fficiecy ad ase Trasort Factor The bers-moll

More information

Heterojunctions. Heterojunctions

Heterojunctions. Heterojunctions Heterojuctios Heterojuctios Heterojuctio biolar trasistor SiGe GaAs 4 96, 007-008, Ch. 9 3 Defiitios eφ s eχ s lemet Ge, germaium lectro affiity, χ (ev) 4.13 Si, silico 4.01 GaAs, gallium arseide 4.07

More information

The aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is:

The aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is: Semicoductor evices Prof. Rb Robert tat A. Taylor The aim of the course is to give a itroductio to semicoductor device physics. The syllabus for the course is: Simple treatmet of p- juctio, p- ad p-i-

More information

1. pn junction under bias 2. I-Vcharacteristics

1. pn junction under bias 2. I-Vcharacteristics Lecture 10 The p Juctio (II) 1 Cotets 1. p juctio uder bias 2. I-Vcharacteristics 2 Key questios Why does the p juctio diode exhibit curret rectificatio? Why does the juctio curret i forward bias icrease

More information

Lecture 27: Introduction to Bipolar Transistors

Lecture 27: Introduction to Bipolar Transistors NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor

More information

Semiconductors a brief introduction

Semiconductors a brief introduction Semicoductors a brief itroductio Bad structure from atom to crystal Fermi level carrier cocetratio Dopig Readig: (Sedra/Smith 7 th editio) 1.7-1.9 Trasport (drift-diffusio) Hyperphysics (lik o course homepage)

More information

Semiconductor Electronic Devices

Semiconductor Electronic Devices Semicoductor lectroic evices Course Codes: 3 (UG) 818 (PG) Lecturer: Professor thoy O eill mail: athoy.oeill@cl.ac.uk ddress: 4.31, Merz Court ims: To provide a specialist kowledge of semicoductor devices.

More information

FYS Vår 2016 (Kondenserte fasers fysikk)

FYS Vår 2016 (Kondenserte fasers fysikk) FYS3410 - Vår 2016 (Kodeserte fasers fysikk) http://www.uio.o/studier/emer/matat/fys/fys3410/v16/idex.html Pesum: Itroductio to Solid State Physics by Charles Kittel (Chapters 1-9 ad 17, 18, 20) Adrej

More information

Lecture 10: P-N Diodes. Announcements

Lecture 10: P-N Diodes. Announcements EECS 15 Sprig 4, Lecture 1 Lecture 1: P-N Diodes EECS 15 Sprig 4, Lecture 1 Aoucemets The Thursday lab sectio will be moved a hour later startig this week, so that the TA s ca atted lecture i aother class

More information

ECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions

ECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions ECE606: Solid State evices Lecture 14 Electrostatics of - juctios Gerhard Klimeck gekco@urdue.edu Outlie 1) Itroductio to - juctios ) rawig bad-diagrams 3) ccurate solutio i equilibrium 4) Bad-diagram

More information

Quiz #3 Practice Problem Set

Quiz #3 Practice Problem Set Name: Studet Number: ELEC 3908 Physical Electroics Quiz #3 Practice Problem Set? Miutes March 11, 2016 - No aids excet a o-rogrammable calculator - ll questios must be aswered - ll questios have equal

More information

Schottky diodes: I-V characteristics

Schottky diodes: I-V characteristics chottky diodes: - characteristics The geeral shape of the - curve i the M (-type) diode are very similar to that i the p + diode. However the domiat curret compoets are decidedly differet i the two diodes.

More information

Introduction to Solid State Physics

Introduction to Solid State Physics Itroductio to Solid State Physics Class: Itegrated Photoic Devices Time: Fri. 8:00am ~ 11:00am. Classroom: 資電 206 Lecturer: Prof. 李明昌 (Mig-Chag Lee) Electros i A Atom Electros i A Atom Electros i Two atoms

More information

Lecture 9: Diffusion, Electrostatics review, and Capacitors. Context

Lecture 9: Diffusion, Electrostatics review, and Capacitors. Context EECS 5 Sprig 4, Lecture 9 Lecture 9: Diffusio, Electrostatics review, ad Capacitors EECS 5 Sprig 4, Lecture 9 Cotext I the last lecture, we looked at the carriers i a eutral semicoductor, ad drift currets

More information

ECE-305: Spring 2018 Final Exam Review

ECE-305: Spring 2018 Final Exam Review C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,

More information

Chapter 2 Motion and Recombination of Electrons and Holes

Chapter 2 Motion and Recombination of Electrons and Holes Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Eergy ad Thermal Velocity Average electro or hole kietic eergy 3 2 kt 1 2 2 mv th v th 3kT m eff 3 23 1.38 10 JK 0.26 9.1 10 1 31 300 kg

More information

Monolithic semiconductor technology

Monolithic semiconductor technology Moolithic semicoductor techology 1 Ageda Semicoductor techology: Backgroud o Silico ad Gallium Arseide (GaAs) roerties. Diode, BJT ad FET devices. Secod order effect ad High frequecy roerties. Modelig

More information

Chapter 2 Motion and Recombination of Electrons and Holes

Chapter 2 Motion and Recombination of Electrons and Holes Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Motio 3 1 2 Average electro or hole kietic eergy kt mv th 2 2 v th 3kT m eff 23 3 1.38 10 JK 0.26 9.1 10 1 31 300 kg K 5 7 2.310 m/s 2.310

More information

Digital Integrated Circuit Design

Digital Integrated Circuit Design Digital Itegrated Circuit Desig Lecture 4 PN Juctio -tye -tye Adib Abrishamifar EE Deartmet IUST Diffusio (Majority Carriers) Cotets PN Juctio Overview PN Juctios i Equilibrium Forward-biased PN Juctios

More information

Compact Modeling of Noise in the MOS Transistor

Compact Modeling of Noise in the MOS Transistor Compact Modelig of Noise i the MOS Trasistor Aada Roy, Christia Ez, ) Swiss Federal Istitute of Techology, ausae (EPF), Switzerlad ) Swiss Ceter for Electroics ad Microtechology (CSEM) Neuchâtel, Swtzerlad

More information

Doped semiconductors: donor impurities

Doped semiconductors: donor impurities Doped semicoductors: door impurities A silico lattice with a sigle impurity atom (Phosphorus, P) added. As compared to Si, the Phosphorus has oe extra valece electro which, after all bods are made, has

More information

Overview of Silicon p-n Junctions

Overview of Silicon p-n Junctions Overview of Silico - Juctios r. avid W. Graham West irgiia Uiversity Lae eartmet of omuter Sciece ad Electrical Egieerig 9 avid W. Graham 1 - Juctios (iodes) - Juctios (iodes) Fudametal semicoductor device

More information

Summary of pn-junction (Lec )

Summary of pn-junction (Lec ) Lecture #12 OUTLNE Diode aalysis ad applicatios cotiued The MOFET The MOFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOFET Readig Howe

More information

ECEN Microelectronics. Semiconductor Physics and P/N junctions 2/05/19

ECEN Microelectronics. Semiconductor Physics and P/N junctions 2/05/19 ECEN 3250 Microelectroics Semicoductor Physics ad P/N juctios 2/05/19 Professor J. Gopiath Professor J. Gopiath Uiversity of Colorado at Boulder Microelectroics Sprig 2014 Overview Eergy bads Atomic eergy

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fudametals ENS 345 Lecture Course by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 982 2812 4N101b 1 Thermal motio of electros Average kietic eergy of electro or hole (thermal

More information

2.CMOS Transistor Theory

2.CMOS Transistor Theory CMOS LSI esig.cmos rasistor heory Fu yuzhuo School of microelectroics,sju Itroductio omar fadhil,baghdad outlie PN juctio priciple CMOS trasistor itroductio Ideal I- characteristics uder static coditios

More information

Solar Photovoltaic Technologies

Solar Photovoltaic Technologies Solar Photovoltaic Techologies ecture-17 Prof. C.S. Solaki Eergy Systems Egieerig T Bombay ecture-17 Cotets Brief summary of the revious lecture Total curret i diode: Quatitative aalysis Carrier flow uder

More information

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5. 5.1 troductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio

More information

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8 CS 15 Fall 23, Lecture 8 Lecture 8: Capacitor ad PN Juctio Prof. Nikejad Lecture Outlie Review of lectrotatic IC MIM Capacitor No-Liear Capacitor PN Juctio Thermal quilibrium lectrotatic Review 1 lectric

More information

SOLUTIONS: ECE 606 Homework Week 7 Mark Lundstrom Purdue University (revised 3/27/13) e E i E T

SOLUTIONS: ECE 606 Homework Week 7 Mark Lundstrom Purdue University (revised 3/27/13) e E i E T SOUIONS: ECE 606 Homework Week 7 Mark udstrom Purdue Uiversity (revised 3/27/13) 1) Cosider a - type semicoductor for which the oly states i the badgap are door levels (i.e. ( E = E D ). Begi with the

More information

Basic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite

Basic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite Basic Cocepts of Electricity oltage E Curret I Ohm s Law Resistace R E = I R 1 Electric Fields A electric field applies a force to a charge Force o positive charge is i directio of electric field, egative

More information

Metal Gate. Insulator Semiconductor

Metal Gate. Insulator Semiconductor MO Capacitor MO Metal- Oxide- emicoductor MO actually refers to Metal ilico Diide ilico Other material systems have similar MI structures formed by Metal Isulator emicoductor The capacitor itself forms

More information

Electrical Resistance

Electrical Resistance Electrical Resistace I + V _ W Material with resistivity ρ t L Resistace R V I = L ρ Wt (Uit: ohms) where ρ is the electrical resistivity Addig parts/billio to parts/thousad of dopats to pure Si ca chage

More information

Basic Physics of Semiconductors

Basic Physics of Semiconductors Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.

More information

CMOS. Dynamic Logic Circuits. Chapter 9. Digital Integrated Circuits Analysis and Design

CMOS. Dynamic Logic Circuits. Chapter 9. Digital Integrated Circuits Analysis and Design MOS Digital Itegrated ircuits Aalysis ad Desig hapter 9 Dyamic Logic ircuits 1 Itroductio Static logic circuit Output correspodig to the iput voltage after a certai time delay Preservig its output level

More information

Basic Physics of Semiconductors

Basic Physics of Semiconductors Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.

More information

Parasitic Resistance L R W. Polysilicon gate. Drain. contact L D. V GS,eff R S R D. Drain

Parasitic Resistance L R W. Polysilicon gate. Drain. contact L D. V GS,eff R S R D. Drain Parasitic Resistace G Polysilico gate rai cotact V GS,eff S R S R S, R S, R + R C rai Short Chael Effects Chael-egth Modulatio Equatio k ( V V ) GS T suggests that the trasistor i the saturatio mode acts

More information

Lecture 6. Semiconductor physics IV. The Semiconductor in Equilibrium

Lecture 6. Semiconductor physics IV. The Semiconductor in Equilibrium Lecture 6 Semicoductor physics IV The Semicoductor i Equilibrium Equilibrium, or thermal equilibrium No exteral forces such as voltages, electric fields. Magetic fields, or temperature gradiets are actig

More information

Diode in electronic circuits. (+) (-) i D

Diode in electronic circuits. (+) (-) i D iode i electroic circuits Symbolic reresetatio of a iode i circuits ode Cathode () (-) i ideal diode coducts the curret oly i oe directio rrow shows directio of the curret i circuit Positive olarity of

More information

EE 505. Lecture 29. ADC Design. Oversampled

EE 505. Lecture 29. ADC Design. Oversampled EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 006 Microelectroic Devices ad Circuits Prof. Ja M. Rabaey (ja@eecs) Lecture 3: Semicoductor Basics (ctd) Semicoductor Maufacturig Overview Last lecture Carrier velocity ad mobility Drift currets

More information

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static

More information

Mixed Signal IC Design Notes set 7: Electrical device noise models.

Mixed Signal IC Design Notes set 7: Electrical device noise models. C145C /18C otes, M. owell, copyrighte 007 Mixe Sigal C Desig Notes set 7: lectrical evice oise moels. Mark owell Uiversity of Califoria, Sata Barbara rowell@ece.ucsb.eu 805-893-344, 805-893-36 fax Topics

More information

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior

More information

Intrinsic Carrier Concentration

Intrinsic Carrier Concentration Itrisic Carrier Cocetratio I. Defiitio Itrisic semicoductor: A semicoductor material with o dopats. It electrical characteristics such as cocetratio of charge carriers, deped oly o pure crystal. II. To

More information

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT)

More information

Mark Lundstrom Spring SOLUTIONS: ECE 305 Homework: Week 5. Mark Lundstrom Purdue University

Mark Lundstrom Spring SOLUTIONS: ECE 305 Homework: Week 5. Mark Lundstrom Purdue University Mark udstrom Sprig 2015 SOUTIONS: ECE 305 Homework: Week 5 Mark udstrom Purdue Uiversity The followig problems cocer the Miority Carrier Diffusio Equatio (MCDE) for electros: Δ t = D Δ + G For all the

More information

Crash course part 2. Frequency compensation

Crash course part 2. Frequency compensation Crash course part Frequecy compesatio Ageda Frequecy depedace Feedback amplifiers Frequecy depedace of the Trasistor Frequecy Compesatio Phatom Zero Examples Crash course part poles ad zeros I geeral a

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic

More information

Analog Integrated Circuit Design (Analog CMOS Circuit Design)

Analog Integrated Circuit Design (Analog CMOS Circuit Design) Aalog tegrate ircuit Desig (Aalog MOS ircuit Desig) Ali Heiary, Electrical Egieerig, g, Guila Uiversity Table of tets - MOs techology - troucti to MOS trasistor 3- urret mirror 4- Amplifier, active loa

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Itegrated Circuit Devices Professor Ali Javey 9/04/2007 Semicoductor Fudametals Lecture 3 Readig: fiish chapter 2 ad begi chapter 3 Aoucemets HW 1 is due ext Tuesday, at the begiig of the class.

More information

EE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction

EE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction EE105 Fall 015 Microelectroic Devices ad Circuits Prof. Mig C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH 6-1 Juctio -tye semicoductor i cotact with -tye Basic buildig blocks of semicoductor devices

More information

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2 Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,

More information

Modulation Doping HEMT/HFET/MODFET

Modulation Doping HEMT/HFET/MODFET ecture 7: High lectro Mobility raitor Modulatio opig HM/HF/MOF evice tructure hrehold voltage Calculate the curret uig drit ect o velocity aturatio 04-0-30 ecture 7, High Speed evice 04 Fudametal MSF Problem

More information

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation.

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation. Saturatio Cosider the circuit below. We have see this oe already. As before, assume that the BJT is o ad i forward active operatio. VCC 0 V VBB ib RC 0 k! RB 3V 47 k! vbe ic vce βf 00. ( )( µ µ ). (. )(!!

More information

Nanostructured solar cell

Nanostructured solar cell aostructured solar cell bulk heterojuctio hybrid/dssc/dsh/et 3D cell e - coductor h + coductor TiO dye or Ps h + coductor TiO orgaic hybrid solar cell: polymer/dye/tio iorgaic polymer/polymer: MDMO-PPV/PCEPV

More information

ECE 145B / 218B, notes set 3: Electrical device noise models.

ECE 145B / 218B, notes set 3: Electrical device noise models. class otes, M. owell, copyrighte 2012 C 145B / 218B, otes set 3: lectrical evice oise moels. Mark owell Uiversity of Califoria, Sata Barbara rowell@ece.ucsb.eu 805-893-3244, 805-893-3262 fax class otes,

More information

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET) ecture 9 MOS Field ffect Trasistor (MOSFT or FT) this lecture you will lear: The oeratio ad workig of the MOS trasistor A MOS aacitor with a hael otact ( Si) metal cotact Si Si GB B versio layer PSi substrate

More information

Semiconductors. PN junction. n- type

Semiconductors. PN junction. n- type Semicoductors. PN juctio We have reviously looked at the electroic roerties of itrisic, - tye ad - time semicoductors. Now we will look at what haes to the electroic structure ad macroscoic characteristics

More information

Photo-Voltaics and Solar Cells. Photo-Voltaic Cells

Photo-Voltaics and Solar Cells. Photo-Voltaic Cells Photo-Voltaics ad Solar Cells this lecture you will lear: Photo-Voltaic Cells Carrier Trasort, Curret, ad Efficiecy Solar Cells Practical Photo-Voltaics ad Solar Cells ECE 407 Srig 009 Farha aa Corell

More information

Lecture 1: Semiconductor Physics I. Fermi surface of a cubic semiconductor

Lecture 1: Semiconductor Physics I. Fermi surface of a cubic semiconductor Leture 1: Semiodutor Physis I Fermi surfae of a ubi semiodutor 1 Leture 1: Semiodutor Physis I Cotet: Eergy bads, Fermi-Dira distributio, Desity of States, Dopig Readig guide: 1.1 1.5 Ludstrom 3D Eergy

More information

Semiconductor Statistical Mechanics (Read Kittel Ch. 8)

Semiconductor Statistical Mechanics (Read Kittel Ch. 8) EE30 - Solid State Electroics Semicoductor Statistical Mechaics (Read Kittel Ch. 8) Coductio bad occupatio desity: f( E)gE ( ) de f(e) - occupatio probability - Fermi-Dirac fuctio: g(e) - desity of states

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

6.003 Homework #12 Solutions

6.003 Homework #12 Solutions 6.003 Homework # Solutios Problems. Which are rue? For each of the D sigals x [] through x 4 [] below), determie whether the coditios listed i the followig table are satisfied, ad aswer for true or F for

More information

BJT - Mode of Operations

BJT - Mode of Operations JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction

More information

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

EE415/515 Fundamentals of Semiconductor Devices Fall 2012 090 EE4555 Fudaetals of Seicoductor evices Fall 0 ecture : MOSFE hapter 0.3, 0.4 090 J. E. Morris Reider: Here is what the MOSFE looks like 090 N-chael MOSFEs: Ehaceet & epletio odes 090 J. E. Morris 3

More information

EE3310 Class notes Part 3. Solid State Electronic Devices - EE3310 Class notes Transistors

EE3310 Class notes Part 3. Solid State Electronic Devices - EE3310 Class notes Transistors EE3310 Class otes Part 3 Versio: Fall 2002 These class otes were origially based o the hadwritte otes of Larry Overzet. It is expected that they will be modified (improved?) as time goes o. This versio

More information

Bipolar Junction Transistors: Solving Ebers-Moll Problems

Bipolar Junction Transistors: Solving Ebers-Moll Problems C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor

More information

BLUE PRINT FOR MODEL QUESTION PAPER 3

BLUE PRINT FOR MODEL QUESTION PAPER 3 Uit Chapter Number Number of teachig Hours Weightage of marks Mark Marks Marks 5 Marks (Theory) 5 Marks (Numerical Problem) BLUE PNT FO MODEL QUESTON PAPE Class : PUC Subject : PHYSCS () CHAPTES Electric

More information

Lecture 3-7 Semiconductor Lasers.

Lecture 3-7 Semiconductor Lasers. Laser LED Stimulated emissio Spotaeous emissio Laser I th I Typical output optical power vs. diode curret (I) characteristics ad the correspodig output spectrum of a laser diode.?1999 S.O. Kasap, Optoelectroics

More information

p/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D

p/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D / juctio Isolated, regios: o electric cotact, ot i equilibrium E vac E C E C E E F E i E i E F E E V E V / juctio I equilibrium, the Fermi level must be costat. Shift the eergy levels i ad regios u/dow

More information

ECE 442. Spring, Lecture - 4

ECE 442. Spring, Lecture - 4 ECE 44 Power Semicoductor Devices ad Itegrated circuits Srig, 6 Uiversity of Illiois at Chicago Lecture - 4 ecombiatio, geeratio, ad cotiuity equatio 1. Geeratio thermal, electrical, otical. ecombiatio

More information

Recent Experimental Results in ADITYA Tokamak

Recent Experimental Results in ADITYA Tokamak Recet Experimetal Results i ADITYA Tokamak R. Jha ad the ADITYA Team Istitute for Plasma Research, Bhat, Gadhiagar-382 428, INDIA e-mail:rjha@ipr.res.i Abstract. Recet studies o measuremets of edge turbulece

More information

6.003 Homework #12 Solutions

6.003 Homework #12 Solutions 6.003 Homework # Solutios Problems. Which are rue? For each of the D sigals x [] through x 4 [] (below), determie whether the coditios listed i the followig table are satisfied, ad aswer for true or F

More information

Antenna Engineering Lecture 8: Antenna Arrays

Antenna Engineering Lecture 8: Antenna Arrays Atea Egieerig Lecture 8: Atea Arrays ELCN45 Sprig 211 Commuicatios ad Computer Egieerig Program Faculty of Egieerig Cairo Uiversity 2 Outlie 1 Array of Isotropic Radiators Array Cofiguratios The Space

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

Chapter 4 : Laplace Transform

Chapter 4 : Laplace Transform 4. Itroductio Laplace trasform is a alterative to solve the differetial equatio by the complex frequecy domai ( s = σ + jω), istead of the usual time domai. The DE ca be easily trasformed ito a algebraic

More information

Chapter 9 - CD companion 1. A Generic Implementation; The Common-Merge Amplifier. 1 τ is. ω ch. τ io

Chapter 9 - CD companion 1. A Generic Implementation; The Common-Merge Amplifier. 1 τ is. ω ch. τ io Chapter 9 - CD compaio CHAPTER NINE CD-9.2 CD-9.2. Stages With Voltage ad Curret Gai A Geeric Implemetatio; The Commo-Merge Amplifier The advaced method preseted i the text for approximatig cutoff frequecies

More information

Photodetectors; Receivers

Photodetectors; Receivers Photoetectors; Receivers They covert a otical sigal to a electrical sigal through absortio of hotos a creatio of HP. Their esig is more comlicate tha the otical trasmitters because the receivers must first

More information

Photodiodes. 1. Current and Voltage in an Illuminated Junction 2. Solar Cells

Photodiodes. 1. Current and Voltage in an Illuminated Junction 2. Solar Cells Photodiodes 1. Curret ad Voltae i a llumiated Juctio 2. olar Cells Diode Equatio D (e.) ( e qv / kt 1) V D o ( e qv / kt 1) Particle Flow uder Reversed Bias Particle Flow uder llumiatio W -tye -tye Otical

More information

EE 505 Lecture 9. Statistical Circuit Modeling

EE 505 Lecture 9. Statistical Circuit Modeling EE 505 Lecture 9 Statistical Circuit Modelig eview from previous lecture: Statistical Aalysis Strategy Will first focus o statistical characterizatio of resistors, the exted to capacitors ad trasistors

More information

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture EE C45 ME C8 Itroductio to MEMS Desig Fall 003 Roger Howe ad Thara Sriiasa Lecture 3 Capacitie Positio Sesig: Electroic ad Mechaical Noise EE C45 ME C8 Fall 003 Lecture 3 Today s Lecture Basic CMOS buffer

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fudametals ES 345 Lecture ourse by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 98 81 4101b ollege of State Islad / UY Dopig semicoductors Doped semicoductors are semicoductors,

More information

Sinusoidal stimulus. Sin in Sin at every node! Phasors. We are going to analyze circuits for a single sinusoid at a time which we are going to write:

Sinusoidal stimulus. Sin in Sin at every node! Phasors. We are going to analyze circuits for a single sinusoid at a time which we are going to write: Siusoidal stimulus Si i Si at every ode! We are goig to aalyze circuits for a sigle siusoid at a time which we are goig to write: vi ( t i si( t + φ But we are goig to use expoetial otatio v ( t si( t

More information

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki CHAPTER 4: P-N P N JUNCTION Part 2 Part 2 Charge Storage & Transient Behavior Junction Breakdown Heterojunction CHARGE STORAGE & TRANSIENT BEHAVIOR Once injected across the junction, the minority carriers

More information

Temperature-Dependent Kink Effect Model for Partially-Depleted SOI NMOS Devices

Temperature-Dependent Kink Effect Model for Partially-Depleted SOI NMOS Devices 254 IEEE RANSACIONS ON ELECRON DEVICES, VOL. 46, NO. 1, JANUARY 1999 emperature-depedet Kik Effect Model for Partially-Depleted SOI NMOS Devices S. C. Li ad J. B. Kuo Abstract his paper reports a closed-form

More information

Chapter 5 Carrier transport phenomena

Chapter 5 Carrier transport phenomena Chater 5 Carrier trasort heomea W.K. Che lectrohysics, NCTU Trasort The et flow of electros a holes i material is calle trasort Two basic trasort mechaisms Drift: movemet of charge ue to electric fiels

More information

ELECTRICAL PROPEORTIES OF SOLIDS

ELECTRICAL PROPEORTIES OF SOLIDS DO PHYSICS ONLINE ELECTRICAL PROPEORTIES OF SOLIDS ATOMIC STRUCTURE ucleus: rotos () & electros electros (-): electro cloud h h DE BROGLIE wave model of articles mv ELECTRONS IN ATOMS eergy levels i atoms

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything

More information

Semiconductor Device Modeling and Characterization EE5342, Lecture 21 -Sp 2002

Semiconductor Device Modeling and Characterization EE5342, Lecture 21 -Sp 2002 Semicoductor Device Modelig ad Characterizatio EE5342 ecture 21 -Sp 2002 Professor Roald. Carter roc@uta.edu http://www.uta.edu/roc/ 21 02Apr02 1 Fully biased -MOS capacitor Chael if G > G S E x > 0 +

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Semiconductor Junctions

Semiconductor Junctions 8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss

More information

Time-Domain Representations of LTI Systems

Time-Domain Representations of LTI Systems 2.1 Itroductio Objectives: 1. Impulse resposes of LTI systems 2. Liear costat-coefficiets differetial or differece equatios of LTI systems 3. Bloc diagram represetatios of LTI systems 4. State-variable

More information

Nanomaterials for Photovoltaics (v11) 6. Homojunctions

Nanomaterials for Photovoltaics (v11) 6. Homojunctions Naomaterials for Photovoltaics (v11) 1 6. Homojuctios / juctio diode The most imortat device cocet for the coversio of light ito electrical curret is the / juctio diode. We first cosider isolated ad regios

More information

Nonequilibrium Excess Carriers in Semiconductors

Nonequilibrium Excess Carriers in Semiconductors Lecture 8 Semicoductor Physics VI Noequilibrium Excess Carriers i Semicoductors Noequilibrium coditios. Excess electros i the coductio bad ad excess holes i the valece bad Ambiolar trasort : Excess electros

More information