ECE606: Solid State Devices Lecture 19 Bipolar Transistors Design

Size: px
Start display at page:

Download "ECE606: Solid State Devices Lecture 19 Bipolar Transistors Design"

Transcription

1 606: Solid State Devices Lecture 9 ipolar Trasistors Desig Gerhard Klimeck gekco@purdue.edu Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) oclusios RF: SDF, hapter 0

2 Moder MOSFT - Fudametal Limit looks similar to JT S Metal Oide p Vg D + + log d Threshold Vg S 60 mv/dec 0 V dd V g Moder MOSFT - Fudametal Limit looks similar to JT Vg S D Metal Oide p + + log d Threshold DOS(), log f() f ` Vg 0 S 60 mv/dec V dd V g

3 urret flow with ias put small amout of holes results i large amout of electro output V -F, F p, - V -F, 5 Gummel Plot ad Output haracteristics β D β D ommo emitter urret Gai V D W i, βd W Dp i, 6

4 How to make a Good Silico Trasistor For a give mitter legth β D D W W D i, p i, ~, same material primarily determied by badgap Make-ase short (few mm i 950s, 00 A ow) Wat high gradiet of carrier desity mitter dopig higher tha ase dopig ase dopig hard to cotrol mitter dopig easier 7 lectrostatics i quilibrium p, ε q k s 0 ( + ) V p, k s ε 0 ( + ) q V, k s ε0 ( + ) q V, ε q k s 0 ( + ) V mitter ase ollector Two back to back p- juctio 8

5 lectrostatics i quilibrium ε V V k s 0 p, q ( ) ( ) + k s ε 0 p, q V V ( ) ( ) + ε V V k s 0, q ( ) ( ) + ε V V k s 0, q ( ) ( ) + mitter ase ollector V Assume curret flow is small fermi level is flat V 9 Problem of Low ase Dopig: Puch-through + k s ε0 p, q V V ( ) ( ) + V is positive (forward as) k s ε0 p, q V V Low base dopig is ot a good idea! ( ) ( ) + V is egative (reverse as) > p, grows 0

6 β D Problem of low ase-dopig: ase Width Modulatio lectrical base regio is smaller tha the metallurgical regio! D W i, p, p, c p i, W D ε V V k s 0 p, q ( ) ( ) + + P ε V V k s 0 p, q ( ) ( ) + Gai depeds o collector voltage (bad) Depletio regio width modulatio The arly Voltage Device Pioeer Jim arly practice deally V A The collector curret depeds o V : For a fied value of V, as V icreases, the reverse as o the collector-base juctio icreases, hece the width of the depletio regio icreases. The quasi-eutral base width decreases collector curret icreases. collector curret icreases with icreasig V, for a fied value of V. V Gai depeds o collector voltage (bad) Depletio regio width modulatio V about V V A ideally ifiity

7 The arly Voltage Device Pioeer Jim arly practice deally V A V V about V V A ideally ifiity The arly voltage is obtaied by drawig a lie tagetial to the trasistor -V characteristic at the poit of iterest. The arly voltage equals the horizotal distace betwee the poit chose o the -V characteristics ad the itersectio betwee the tagetial lie ad the horizotal ais. arly voltage is idicated o the figure by the horizotal dotted lie 3 Problem of Low ase-dopig: arly Voltage Device Pioeer Jim arly practice deally V A d dv V + V V β A A D D W W D i, p. p. p i, V V about V V A ideally ifiity qd i, ( qv / kt ) qd i, ( qv / kt ), ( e ) ( e ) W ' + W '

8 Puch-through ad arly Voltage d dv V + V V A A d d d dv d q W dv ( ) ( q W ) d dq q dw dv q W q W V A qw VA eed higher ad W or + qd i, qd i, qv e e W W ξ qv β β ( ) ( ) W d d ξ ζ dw dw W W W 5 Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) oclusios RF: SDF, hapter 0 6

9 ollector Dopig β W D D W i, p, p, p i, + P V A qw ase-ollector i reverse as Majority carriers oly o diffusio capacitace Reduce capacitace crease κ sε 0 +, p, f you wat low base dopig the reduce collector dopig eve more to icrease ollector depletio.. 7 but (!) Kirk ffect ad ase Pushout Space-harge Desity p-ase -ollector + W - c + W q V V + κ sε 0 Space-harge Desity p-ase -ollector + W c W ( + ) ' ( ) ' q ( + ) ' + ( ) V V ' κ sε0 J + + ' qυ sat J qυ J sat qυ sat Additioal charge! a be large compared to low dopig 8

10 Kirk ffect ad ase Pushout + emitter p base collector + Space-harge Desity p-ase -ollector + c W W Space-harge p-ase -ollector c W W + Space-harge p-ase -ollector + W W W c-c WS crease as & curret Juctio lost High curret domiates collector dopig 9 Kirk ffect ad ase Pushout ' J + qυ sat J qυ sat J qυ J, crit sat K a ot reduce collector dopig artrarily without causig base pushout 0

11 Kirk ffect The Kirk effect occurs at high curret desities i a polar trasistor. The effect is due to the charge desity associated with the curret passig through the base-collector regio. As this charge desity eceeds the charge desity i the depletio regio the depletio regio ceases to eist. stead, there will be a build-up of majority carriers from the base i the base-collector depletio regio. The dipole formed by the positively ad egatively charged ioized doors ad acceptors is pushed ito the collector ad replaced by positively charged ioized doors ad a egatively charged electro accumulatio layer, which is referred to as base push out. This effect occurs if the charge desity associated with the curret is larger tha the ioized impurity desity i the base-collector depletio regio. Assumig full ioizatio, this traslates ito the followig coditio o the collector curret desity. Key poit : Uder high curret ad low collector dopig the depletio approimatio is ivalid i the - juctio! Perhaps High Dopig i mitter? D W β W D i, p i, g, / kt W V e g, / kt p V D W D e e g / kt Very high dopig ca arrow the badgap of a semicoductor! f the emitter is etremely highly doped, the the badgap i the emitter may be smaller tha the base > Reductio i gai ad-gap arrowig reduces gai sigificatly

12 Perhaps High Dopig i mitter? (aski-like) Tuelig cause loss of base cotrol 3 While basic trasistor operatio is simple, its optimum desig is ot. termediate Summary geeral, good trasistor gai requires that the emitter dopig be larger tha base dopig, which i tur should be larger tha collector dopig. f the base dopig is too low, however, the trasistor suffers from curret crowdig, arly effects. f the collector dopig is too low, the we have Kirk effect (base push out) with reduced high-frequecy operatio ad if the emitter dopig is too high the the gai is reduced. 4

13 Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) oclusios RF: SDF, hapter 0 5 Dopig for Gai β dc D W W D i, p i, mitter dopig: As high as possible without bad gap arrowig ase dopig: As low as possible, without curret crowdig, arly effect ollector dopig: Lower tha base dopig without Kirk ffect ase Width: As thi as possible without puch through 6

14 How to make better Trasistor D W β W D i, p i, Graded ase trasport Polysilico mitter lassical Shockley Trasistor Hetero-juctio ipolar Trasistor 7 Poly-silico mitter P- ase mitter SiGe itrisic base ollector P+ + Dielectric trech emitter + P Poly-silico 8

15 Poly-silico mitter poly e qd i, qv, W β ( ) + P v s fiite at metal Fiite at poly p p D υ p W p,, poly q p q s p p p D W D W + υ p s v s p p W 9 cotact. t blocks the easy passage of holes but lets electros υs D qυ p qp D W p,, poly s ( Dp ) q W p p,, si p,, poly p,, si D p υs W + υ s p p W + υ Questio: Why does poly oly suppress the hole curret, ot electro curret? As. Polysilico is ot a ohmic cotact ad acts as rectifyig pass through s Gai i Poly-silico Trasistor υ D W qp s p p,, poly p,, poly Dp W + υs ( Dp ) q W p p,, si D υ W + υ p,, poly s, poly p,, si p s, si β poly, si D W i, D p W + υs W Dp i, υs, poly, si, poly D ( υs << Dp W ) W υ i, i, s Poly suppresses base curret, icreases gai 30

16 Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) oclusios RF: SDF, hapter 0 3 How to make better Trasistor D W D β W D W i, i, p i, i, υs Polysilico mitter Graded ase trasport lassical Shockley trasistor Heterojuctio polar trasistor 3

17 Short-base Quasi-ballistic Trasistor qd qυ W, th D W D W + υ th,, ballistic D υth W + υ,, si th υ th + P 33 Gai i short-base Poly-silico Trasistor D υ W + υ p,, poly s, poly p,, si p s, si,, ballistic υth D W + υ,, si th β, ballistic, ballistic, si, si poly, ballistic, poly, si, si, poly v s υ th D W i, D p W + υs D W + υth W Dp i, υs Assume small ompared to i, υth diffusio velocity υ v s Assume small i, s Large devices, diite diffusio legth > small diffusio velocity > thermal velocity is large > eglect diffusio velocity Quasi-allistic trasport i very short base limits the gai 34

18 Outlie ) urret gai i JTs ) osideratios for base dopig 3) osideratios for collector dopig 4) termediate Summary 5) Problems of classical trasistor 6) Poly-Si emitter 7) Short base trasport 8) High frequecy respose 9) oclusios RF: SDF, hapter 0 35 Topic Map Diode quilibrium D Small sigal Large Sigal ircuits Schottky JT/HT MOS 36

19 Small Sigal Respose log 0 β V (i) P+ P V (out) ω β( ω) β β D ω log 0 f f β f T W W kt + + j, + j, π ft D sat q υ Desire high f T High Low capacitaces Low widths 37 Frequecy Respose The gai of a amplifier is affected by the capacitace associated with its circuit. This capacitace reduces the gai i both the low ad high frequecy rages of operatio. The reductio of gai i the low frequecy bad is due to the couplig ad bypass capacitors selected. They are essetially short circuits i the mid ad high bads. The reductio of gai i the high frequecy bad is due to the iteral capacitace of the amplifyig device, e.g., JT, FT, etc. This capacitace is represeted by capacitors i the small sigal equivalet circuit for these devices. They are essetially ope circuits i the low ad mid bads. 38

20 Small Sigal Respose (ommo mitter) From bers Moll Model D ircuit µ > A small sigal ircuit reverse as, R 0 V (i) P+ P V (out) ( α ) F F π R α α F F R R r π π µ g m V F qv / kt ( ) e F 0 ( α ) d d F F q r dv dv k T π g δ m d( α F F ) q dv k T ( α ) F F m m g δv g υ β q D k T 39 Short ircuit urret Gai µ i gmυ + jω µ υ β ( f ) i υ + jωπ υ + jωµ υ rπ r π π gmυ gm jωt µ gm β ( ft ) jωt + + jωt π + jωµ rπ ( π µ ) π + µ kt k T ω π f g q q T T ( j, j, ) ( d, d, ) m k T dq q d dv d d, d, 40

21 ase Trasit Time Ref. harge cotrol model + P dq d Q q W q W W D ase trasit time 43 ollector Trasit Time lectros ijected ito collector depletio regio very high fields more tha diffusio > drift > acceleratio of carriers harge imaged i collector + P τ W υ sat? i τ t τ q τ W eff, i υ sat i τ q 44

22 Puttig the Terms Together ollector trasit time log0 f T Kirk urret ase trasit time W W + + π ft D υ sat K log0 kt j, j, q + Juctio chargig time Do you see the motivatio to reduce W ad W as much as possible? What problem would you face if you push this too far? creasig too high reduces W ad icreases the overall capacitace > frequecy rolls off. 45 High Frequecy Metrics (curret-gai cutoff frequecy, f T ) τ π f D + υ + + W W kt q Re c cb T sat (power-gai cutoff frequecy, f ma ) ( j, + j, ) + ( R ) f ma f T 8π R bb c 46

23 Summary We have discussed various modificatios of the classical JTs ad eplaied why improvemet of performace has become so difficult i recet years. The small sigal aalysis illustrates the importace of reduced juctio capacitace, resistaces, ad trasit times. lassical homojuctios JTs ca oly go so far, further improvemet is possible with heterojuctio polar trasistors. 47

ECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor

ECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor C606: Solid State Devices Lecture 0 Heterojuctio ipolar Trasistor Gerhard Klimeck gekco@purdue.edu 1 Outlie 1. Itroductio. quilibrium solutio for heterojuctio 3. Types of heterojuctios 4. Itermediate Summary

More information

Lecture 29: BJT Design (II)

Lecture 29: BJT Design (II) NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base

More information

Bipolar Junction Transistors

Bipolar Junction Transistors ipolar Juctio Trasistors ipolar juctio trasistor (JT) was iveted i 948 at ell Telephoe Laboratories Sice 97, the high desity ad low power advatage of the MOS techology steadily eroded the JT s early domiace.

More information

Introduction to Microelectronics

Introduction to Microelectronics The iolar Juctio Trasistor Physical Structure of the iolar Trasistor Oeratio of the NPN Trasistor i the Active Mode Trasit Time ad Diffusio aacitace Ijectio fficiecy ad ase Trasort Factor The bers-moll

More information

Lecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor

Lecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor Lecture 5: HT C Properties asic operatio of a (Heterojuctio) ipolar Trasistor Abrupt ad graded juctios ase curret compoets Quasi-Electric Field Readig Guide: 143-16: 17-177 1 P p ++.53 Ga.47 As.53 Ga.47

More information

Semiconductors a brief introduction

Semiconductors a brief introduction Semicoductors a brief itroductio Bad structure from atom to crystal Fermi level carrier cocetratio Dopig Readig: (Sedra/Smith 7 th editio) 1.7-1.9 Trasport (drift-diffusio) Hyperphysics (lik o course homepage)

More information

Semiconductor Electronic Devices

Semiconductor Electronic Devices Semicoductor lectroic evices Course Codes: 3 (UG) 818 (PG) Lecturer: Professor thoy O eill mail: athoy.oeill@cl.ac.uk ddress: 4.31, Merz Court ims: To provide a specialist kowledge of semicoductor devices.

More information

Heterojunctions. Heterojunctions

Heterojunctions. Heterojunctions Heterojuctios Heterojuctios Heterojuctio biolar trasistor SiGe GaAs 4 96, 007-008, Ch. 9 3 Defiitios eφ s eχ s lemet Ge, germaium lectro affiity, χ (ev) 4.13 Si, silico 4.01 GaAs, gallium arseide 4.07

More information

Two arbitrary semiconductors generally have different electron affinities, bandgaps, and effective DOSs. An arbitrary example is shown below.

Two arbitrary semiconductors generally have different electron affinities, bandgaps, and effective DOSs. An arbitrary example is shown below. 9. Heterojuctios Semicoductor heterojuctios A heterojuctio cosists of two differet materials i electrical equilibrium separated by a iterface. There are various reasos these are eeded for solar cells:

More information

FYS Vår 2016 (Kondenserte fasers fysikk)

FYS Vår 2016 (Kondenserte fasers fysikk) FYS3410 - Vår 2016 (Kodeserte fasers fysikk) http://www.uio.o/studier/emer/matat/fys/fys3410/v16/idex.html Pesum: Itroductio to Solid State Physics by Charles Kittel (Chapters 1-9 ad 17, 18, 20) Adrej

More information

The aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is:

The aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is: Semicoductor evices Prof. Rb Robert tat A. Taylor The aim of the course is to give a itroductio to semicoductor device physics. The syllabus for the course is: Simple treatmet of p- juctio, p- ad p-i-

More information

Overview of Silicon p-n Junctions

Overview of Silicon p-n Junctions Overview of Silico - Juctios r. avid W. Graham West irgiia Uiversity Lae eartmet of omuter Sciece ad Electrical Egieerig 9 avid W. Graham 1 - Juctios (iodes) - Juctios (iodes) Fudametal semicoductor device

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fudametals ES 345 Lecture ourse by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 98 81 4101b ollege of State Islad / UY Dopig semicoductors Doped semicoductors are semicoductors,

More information

Doped semiconductors: donor impurities

Doped semiconductors: donor impurities Doped semicoductors: door impurities A silico lattice with a sigle impurity atom (Phosphorus, P) added. As compared to Si, the Phosphorus has oe extra valece electro which, after all bods are made, has

More information

Summary of pn-junction (Lec )

Summary of pn-junction (Lec ) Lecture #12 OUTLNE Diode aalysis ad applicatios cotiued The MOFET The MOFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOFET Readig Howe

More information

Parasitic Resistance L R W. Polysilicon gate. Drain. contact L D. V GS,eff R S R D. Drain

Parasitic Resistance L R W. Polysilicon gate. Drain. contact L D. V GS,eff R S R D. Drain Parasitic Resistace G Polysilico gate rai cotact V GS,eff S R S R S, R S, R + R C rai Short Chael Effects Chael-egth Modulatio Equatio k ( V V ) GS T suggests that the trasistor i the saturatio mode acts

More information

1. pn junction under bias 2. I-Vcharacteristics

1. pn junction under bias 2. I-Vcharacteristics Lecture 10 The p Juctio (II) 1 Cotets 1. p juctio uder bias 2. I-Vcharacteristics 2 Key questios Why does the p juctio diode exhibit curret rectificatio? Why does the juctio curret i forward bias icrease

More information

Lecture 9: Diffusion, Electrostatics review, and Capacitors. Context

Lecture 9: Diffusion, Electrostatics review, and Capacitors. Context EECS 5 Sprig 4, Lecture 9 Lecture 9: Diffusio, Electrostatics review, ad Capacitors EECS 5 Sprig 4, Lecture 9 Cotext I the last lecture, we looked at the carriers i a eutral semicoductor, ad drift currets

More information

Quiz #3 Practice Problem Set

Quiz #3 Practice Problem Set Name: Studet Number: ELEC 3908 Physical Electroics Quiz #3 Practice Problem Set? Miutes March 11, 2016 - No aids excet a o-rogrammable calculator - ll questios must be aswered - ll questios have equal

More information

Schottky diodes: I-V characteristics

Schottky diodes: I-V characteristics chottky diodes: - characteristics The geeral shape of the - curve i the M (-type) diode are very similar to that i the p + diode. However the domiat curret compoets are decidedly differet i the two diodes.

More information

EE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction

EE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction EE105 Fall 015 Microelectroic Devices ad Circuits Prof. Mig C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH 6-1 Juctio -tye semicoductor i cotact with -tye Basic buildig blocks of semicoductor devices

More information

Lecture 10: P-N Diodes. Announcements

Lecture 10: P-N Diodes. Announcements EECS 15 Sprig 4, Lecture 1 Lecture 1: P-N Diodes EECS 15 Sprig 4, Lecture 1 Aoucemets The Thursday lab sectio will be moved a hour later startig this week, so that the TA s ca atted lecture i aother class

More information

Intrinsic Carrier Concentration

Intrinsic Carrier Concentration Itrisic Carrier Cocetratio I. Defiitio Itrisic semicoductor: A semicoductor material with o dopats. It electrical characteristics such as cocetratio of charge carriers, deped oly o pure crystal. II. To

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fudametals ENS 345 Lecture Course by Alexader M. Zaitsev alexader.zaitsev@csi.cuy.edu Tel: 718 982 2812 4N101b 1 Thermal motio of electros Average kietic eergy of electro or hole (thermal

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Itegrated Circuit Devices Professor Ali Javey 9/04/2007 Semicoductor Fudametals Lecture 3 Readig: fiish chapter 2 ad begi chapter 3 Aoucemets HW 1 is due ext Tuesday, at the begiig of the class.

More information

Electrical Resistance

Electrical Resistance Electrical Resistace I + V _ W Material with resistivity ρ t L Resistace R V I = L ρ Wt (Uit: ohms) where ρ is the electrical resistivity Addig parts/billio to parts/thousad of dopats to pure Si ca chage

More information

2.CMOS Transistor Theory

2.CMOS Transistor Theory CMOS LSI esig.cmos rasistor heory Fu yuzhuo School of microelectroics,sju Itroductio omar fadhil,baghdad outlie PN juctio priciple CMOS trasistor itroductio Ideal I- characteristics uder static coditios

More information

Introduction to Solid State Physics

Introduction to Solid State Physics Itroductio to Solid State Physics Class: Itegrated Photoic Devices Time: Fri. 8:00am ~ 11:00am. Classroom: 資電 206 Lecturer: Prof. 李明昌 (Mig-Chag Lee) Electros i A Atom Electros i A Atom Electros i Two atoms

More information

Chapter 2 Motion and Recombination of Electrons and Holes

Chapter 2 Motion and Recombination of Electrons and Holes Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Motio 3 1 2 Average electro or hole kietic eergy kt mv th 2 2 v th 3kT m eff 23 3 1.38 10 JK 0.26 9.1 10 1 31 300 kg K 5 7 2.310 m/s 2.310

More information

Lecture 6. Semiconductor physics IV. The Semiconductor in Equilibrium

Lecture 6. Semiconductor physics IV. The Semiconductor in Equilibrium Lecture 6 Semicoductor physics IV The Semicoductor i Equilibrium Equilibrium, or thermal equilibrium No exteral forces such as voltages, electric fields. Magetic fields, or temperature gradiets are actig

More information

Semiconductor Statistical Mechanics (Read Kittel Ch. 8)

Semiconductor Statistical Mechanics (Read Kittel Ch. 8) EE30 - Solid State Electroics Semicoductor Statistical Mechaics (Read Kittel Ch. 8) Coductio bad occupatio desity: f( E)gE ( ) de f(e) - occupatio probability - Fermi-Dirac fuctio: g(e) - desity of states

More information

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT)

More information

Crash course part 2. Frequency compensation

Crash course part 2. Frequency compensation Crash course part Frequecy compesatio Ageda Frequecy depedace Feedback amplifiers Frequecy depedace of the Trasistor Frequecy Compesatio Phatom Zero Examples Crash course part poles ad zeros I geeral a

More information

ECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions

ECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions ECE606: Solid State evices Lecture 14 Electrostatics of - juctios Gerhard Klimeck gekco@urdue.edu Outlie 1) Itroductio to - juctios ) rawig bad-diagrams 3) ccurate solutio i equilibrium 4) Bad-diagram

More information

ECEN Microelectronics. Semiconductor Physics and P/N junctions 2/05/19

ECEN Microelectronics. Semiconductor Physics and P/N junctions 2/05/19 ECEN 3250 Microelectroics Semicoductor Physics ad P/N juctios 2/05/19 Professor J. Gopiath Professor J. Gopiath Uiversity of Colorado at Boulder Microelectroics Sprig 2014 Overview Eergy bads Atomic eergy

More information

Lecture 27: Introduction to Bipolar Transistors

Lecture 27: Introduction to Bipolar Transistors NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor

More information

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET) ecture 9 MOS Field ffect Trasistor (MOSFT or FT) this lecture you will lear: The oeratio ad workig of the MOS trasistor A MOS aacitor with a hael otact ( Si) metal cotact Si Si GB B versio layer PSi substrate

More information

Basic Physics of Semiconductors

Basic Physics of Semiconductors Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.

More information

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5. 5.1 troductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio

More information

Diode in electronic circuits. (+) (-) i D

Diode in electronic circuits. (+) (-) i D iode i electroic circuits Symbolic reresetatio of a iode i circuits ode Cathode () (-) i ideal diode coducts the curret oly i oe directio rrow shows directio of the curret i circuit Positive olarity of

More information

Monolithic semiconductor technology

Monolithic semiconductor technology Moolithic semicoductor techology 1 Ageda Semicoductor techology: Backgroud o Silico ad Gallium Arseide (GaAs) roerties. Diode, BJT ad FET devices. Secod order effect ad High frequecy roerties. Modelig

More information

Basic Physics of Semiconductors

Basic Physics of Semiconductors Chater 2 Basic Physics of Semicoductors 2.1 Semicoductor materials ad their roerties 2.2 PN-juctio diodes 2.3 Reverse Breakdow 1 Semicoductor Physics Semicoductor devices serve as heart of microelectroics.

More information

Digital Integrated Circuit Design

Digital Integrated Circuit Design Digital Itegrated Circuit Desig Lecture 4 PN Juctio -tye -tye Adib Abrishamifar EE Deartmet IUST Diffusio (Majority Carriers) Cotets PN Juctio Overview PN Juctios i Equilibrium Forward-biased PN Juctios

More information

Chapter 2 Motion and Recombination of Electrons and Holes

Chapter 2 Motion and Recombination of Electrons and Holes Chapter 2 Motio ad Recombiatio of Electros ad Holes 2.1 Thermal Eergy ad Thermal Velocity Average electro or hole kietic eergy 3 2 kt 1 2 2 mv th v th 3kT m eff 3 23 1.38 10 JK 0.26 9.1 10 1 31 300 kg

More information

Nanostructured solar cell

Nanostructured solar cell aostructured solar cell bulk heterojuctio hybrid/dssc/dsh/et 3D cell e - coductor h + coductor TiO dye or Ps h + coductor TiO orgaic hybrid solar cell: polymer/dye/tio iorgaic polymer/polymer: MDMO-PPV/PCEPV

More information

Metal Gate. Insulator Semiconductor

Metal Gate. Insulator Semiconductor MO Capacitor MO Metal- Oxide- emicoductor MO actually refers to Metal ilico Diide ilico Other material systems have similar MI structures formed by Metal Isulator emicoductor The capacitor itself forms

More information

BJT - Mode of Operations

BJT - Mode of Operations JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction

More information

CMOS. Dynamic Logic Circuits. Chapter 9. Digital Integrated Circuits Analysis and Design

CMOS. Dynamic Logic Circuits. Chapter 9. Digital Integrated Circuits Analysis and Design MOS Digital Itegrated ircuits Aalysis ad Desig hapter 9 Dyamic Logic ircuits 1 Itroductio Static logic circuit Output correspodig to the iput voltage after a certai time delay Preservig its output level

More information

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8 CS 15 Fall 23, Lecture 8 Lecture 8: Capacitor ad PN Juctio Prof. Nikejad Lecture Outlie Review of lectrotatic IC MIM Capacitor No-Liear Capacitor PN Juctio Thermal quilibrium lectrotatic Review 1 lectric

More information

Complementi di Fisica Lecture 24

Complementi di Fisica Lecture 24 Comlemeti di Fisica - Lecture 24 18-11-2015 Comlemeti di Fisica Lecture 24 Livio Laceri Uiversità di Trieste Trieste, 18-11-2015 I this lecture Cotets Drift of electros ad holes i ractice (umbers ): coductivity

More information

Voltage controlled oscillator (VCO)

Voltage controlled oscillator (VCO) Voltage cotrolled oscillator (VO) Oscillatio frequecy jl Z L(V) jl[ L(V)] [L L (V)] L L (V) T VO gai / Logf Log 4 L (V) f f 4 L(V) Logf / L(V) f 4 L (V) f (V) 3 Lf 3 VO gai / (V) j V / V Bi (V) / V Bi

More information

Semiconductors. PN junction. n- type

Semiconductors. PN junction. n- type Semicoductors. PN juctio We have reviously looked at the electroic roerties of itrisic, - tye ad - time semicoductors. Now we will look at what haes to the electroic structure ad macroscoic characteristics

More information

Nonequilibrium Excess Carriers in Semiconductors

Nonequilibrium Excess Carriers in Semiconductors Lecture 8 Semicoductor Physics VI Noequilibrium Excess Carriers i Semicoductors Noequilibrium coditios. Excess electros i the coductio bad ad excess holes i the valece bad Ambiolar trasort : Excess electros

More information

SOLUTIONS: ECE 606 Homework Week 7 Mark Lundstrom Purdue University (revised 3/27/13) e E i E T

SOLUTIONS: ECE 606 Homework Week 7 Mark Lundstrom Purdue University (revised 3/27/13) e E i E T SOUIONS: ECE 606 Homework Week 7 Mark udstrom Purdue Uiversity (revised 3/27/13) 1) Cosider a - type semicoductor for which the oly states i the badgap are door levels (i.e. ( E = E D ). Begi with the

More information

EE 330 Lecture 20. Bipolar Device Modeling

EE 330 Lecture 20. Bipolar Device Modeling 330 Lecture 20 ipolar Device Modeling xam 2 Friday March 9 xam 3 Friday April 13 Review from Last Lecture ipolar Transistors npn stack pnp stack ipolar Devices Show asic Symmetry lectrical Properties not

More information

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

EE415/515 Fundamentals of Semiconductor Devices Fall 2012 090 EE4555 Fudaetals of Seicoductor evices Fall 0 ecture : MOSFE hapter 0.3, 0.4 090 J. E. Morris Reider: Here is what the MOSFE looks like 090 N-chael MOSFEs: Ehaceet & epletio odes 090 J. E. Morris 3

More information

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005 6.012 - Microelectronic Devices and ircuits - Fall 2005 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) ontents: 1. Regimes of operation. Regimes of Operation November 10, 2005 2. Large-signal

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 006 Microelectroic Devices ad Circuits Prof. Ja M. Rabaey (ja@eecs) Lecture 3: Semicoductor Basics (ctd) Semicoductor Maufacturig Overview Last lecture Carrier velocity ad mobility Drift currets

More information

Compact Modeling of Noise in the MOS Transistor

Compact Modeling of Noise in the MOS Transistor Compact Modelig of Noise i the MOS Trasistor Aada Roy, Christia Ez, ) Swiss Federal Istitute of Techology, ausae (EPF), Switzerlad ) Swiss Ceter for Electroics ad Microtechology (CSEM) Neuchâtel, Swtzerlad

More information

Basic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite

Basic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite Basic Cocepts of Electricity oltage E Curret I Ohm s Law Resistace R E = I R 1 Electric Fields A electric field applies a force to a charge Force o positive charge is i directio of electric field, egative

More information

Bipolar Junction Transistors: Solving Ebers-Moll Problems

Bipolar Junction Transistors: Solving Ebers-Moll Problems C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor

More information

MOSFET IC 3 V DD 2. Review of Lecture 1. Transistor functions: switching and modulation.

MOSFET IC 3 V DD 2. Review of Lecture 1. Transistor functions: switching and modulation. Review of Lecture Lecture / Trasistor fuctios: switchig ad modulatio. MOSFT 3 Si I 3 DD How voltage alied to Gate cotrols curret betwee Source ad Drai? 3 Source Gate Drai 3 oltage? urret? -Si Al -Si -Si*

More information

ECE-305: Spring 2018 Final Exam Review

ECE-305: Spring 2018 Final Exam Review C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,

More information

Solar Photovoltaic Technologies

Solar Photovoltaic Technologies Solar Photovoltaic Techologies ecture-17 Prof. C.S. Solaki Eergy Systems Egieerig T Bombay ecture-17 Cotets Brief summary of the revious lecture Total curret i diode: Quatitative aalysis Carrier flow uder

More information

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001 6.012 - Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal

More information

Chapter 5 Carrier transport phenomena

Chapter 5 Carrier transport phenomena Chater 5 Carrier trasort heomea W.K. Che lectrohysics, NCTU Trasort The et flow of electros a holes i material is calle trasort Two basic trasort mechaisms Drift: movemet of charge ue to electric fiels

More information

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static

More information

Photo-Voltaics and Solar Cells. Photo-Voltaic Cells

Photo-Voltaics and Solar Cells. Photo-Voltaic Cells Photo-Voltaics ad Solar Cells this lecture you will lear: Photo-Voltaic Cells Carrier Trasort, Curret, ad Efficiecy Solar Cells Practical Photo-Voltaics ad Solar Cells ECE 407 Srig 009 Farha aa Corell

More information

Sinusoidal stimulus. Sin in Sin at every node! Phasors. We are going to analyze circuits for a single sinusoid at a time which we are going to write:

Sinusoidal stimulus. Sin in Sin at every node! Phasors. We are going to analyze circuits for a single sinusoid at a time which we are going to write: Siusoidal stimulus Si i Si at every ode! We are goig to aalyze circuits for a sigle siusoid at a time which we are goig to write: vi ( t i si( t + φ But we are goig to use expoetial otatio v ( t si( t

More information

Lecture 3. Electron and Hole Transport in Semiconductors

Lecture 3. Electron and Hole Transport in Semiconductors Lecture 3 lectro ad Hole Trasort i Semicoductors I this lecture you will lear: How electros ad holes move i semicoductors Thermal motio of electros ad holes lectric curret via lectric curret via usio Semicoductor

More information

Mark Lundstrom Spring SOLUTIONS: ECE 305 Homework: Week 5. Mark Lundstrom Purdue University

Mark Lundstrom Spring SOLUTIONS: ECE 305 Homework: Week 5. Mark Lundstrom Purdue University Mark udstrom Sprig 2015 SOUTIONS: ECE 305 Homework: Week 5 Mark udstrom Purdue Uiversity The followig problems cocer the Miority Carrier Diffusio Equatio (MCDE) for electros: Δ t = D Δ + G For all the

More information

EE3310 Class notes Part 3. Solid State Electronic Devices - EE3310 Class notes Transistors

EE3310 Class notes Part 3. Solid State Electronic Devices - EE3310 Class notes Transistors EE3310 Class otes Part 3 Versio: Fall 2002 These class otes were origially based o the hadwritte otes of Larry Overzet. It is expected that they will be modified (improved?) as time goes o. This versio

More information

Modulation Doping HEMT/HFET/MODFET

Modulation Doping HEMT/HFET/MODFET ecture 7: High lectro Mobility raitor Modulatio opig HM/HF/MOF evice tructure hrehold voltage Calculate the curret uig drit ect o velocity aturatio 04-0-30 ecture 7, High Speed evice 04 Fudametal MSF Problem

More information

REQUIREMENTS FOR EFFICIENT TRANSISTOR OPERATION I B. Icn. I cp

REQUIREMENTS FOR EFFICIENT TRANSISTOR OPERATION I B. Icn. I cp RQURMNS FOR FFCN RANSSOR OPRAON r 1. AN so that the fudametal basis of trasistor atio, that of a urret otrolled by a small voltage flowig aross a large resistor to geerate a large voltage is maitaied.

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Sold State Devce Fudametals 9 polar jucto trasstor Sold State Devce Fudametals 9. polar Jucto Trasstor NS 345 Lecture ourse by Alexader M. Zatsev alexader.zatsev@cs.cuy.edu Tel: 718 98 81 4N101b Departmet

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic

More information

Carriers in a semiconductor diffuse in a carrier gradient by random thermal motion and scattering from the lattice and impurities.

Carriers in a semiconductor diffuse in a carrier gradient by random thermal motion and scattering from the lattice and impurities. Diffusio of Carriers Wheever there is a cocetratio gradiet of mobile articles, they will diffuse from the regios of high cocetratio to the regios of low cocetratio, due to the radom motio. The diffusio

More information

Run-length & Entropy Coding. Redundancy Removal. Sampling. Quantization. Perform inverse operations at the receiver EEE

Run-length & Entropy Coding. Redundancy Removal. Sampling. Quantization. Perform inverse operations at the receiver EEE Geeral e Image Coder Structure Motio Video (s 1,s 2,t) or (s 1,s 2 ) Natural Image Samplig A form of data compressio; usually lossless, but ca be lossy Redudacy Removal Lossless compressio: predictive

More information

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior

More information

p/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D

p/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D / juctio Isolated, regios: o electric cotact, ot i equilibrium E vac E C E C E E F E i E i E F E E V E V / juctio I equilibrium, the Fermi level must be costat. Shift the eergy levels i ad regios u/dow

More information

Chapter 9 Bipolar Junction Transistor

Chapter 9 Bipolar Junction Transistor hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal

More information

Honors Calculus Homework 13 Solutions, due 12/8/5

Honors Calculus Homework 13 Solutions, due 12/8/5 Hoors Calculus Homework Solutios, due /8/5 Questio Let a regio R i the plae be bouded by the curves y = 5 ad = 5y y. Sketch the regio R. The two curves meet where both equatios hold at oce, so where: y

More information

ECE606: Solid State Devices Lecture 12 (from17) High Field, Mobility Hall Effect, Diffusion

ECE606: Solid State Devices Lecture 12 (from17) High Field, Mobility Hall Effect, Diffusion ECE66: Solid State Devices Lecture 1 (from17) High Field, Mobility Hall Effect, Diffusio Gerhard Klimeck gekco@purdue.edu Outlie 1) High Field Mobility effects ) Measuremet of mobility 3) Hall Effect for

More information

EE 505. Lecture 29. ADC Design. Oversampled

EE 505. Lecture 29. ADC Design. Oversampled EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At

More information

ELECTRICAL PROPEORTIES OF SOLIDS

ELECTRICAL PROPEORTIES OF SOLIDS DO PHYSICS ONLINE ELECTRICAL PROPEORTIES OF SOLIDS ATOMIC STRUCTURE ucleus: rotos () & electros electros (-): electro cloud h h DE BROGLIE wave model of articles mv ELECTRONS IN ATOMS eergy levels i atoms

More information

3. Modeling of MOSFET for analog design. Kanazawa University Microelectronics Research Lab. Akio Kitagawa

3. Modeling of MOSFET for analog design. Kanazawa University Microelectronics Research Lab. Akio Kitagawa 3. Modelig of MOSFET for aalog desig Kaazawa Uiversity Microelectroics Research Lab. Akio Kitagawa SPCE model of MOSFET Model Feature Level 1 Basic physical model(l > 10um Level 3 Basic semi-empirical

More information

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation.

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation. Saturatio Cosider the circuit below. We have see this oe already. As before, assume that the BJT is o ad i forward active operatio. VCC 0 V VBB ib RC 0 k! RB 3V 47 k! vbe ic vce βf 00. ( )( µ µ ). (. )(!!

More information

Introduction to Semiconductor Devices and Circuit Model

Introduction to Semiconductor Devices and Circuit Model Itroductio to Semicoductor Devices ad Circuit Model Readig: Chater 2 of Howe ad Sodii Electrical Resistace I + V _ W homogeeous samle t L Resistace R V I L = ρ Wt (Uits: Ω) where ρ is the resistivity (Uits:

More information

Temperature-Dependent Kink Effect Model for Partially-Depleted SOI NMOS Devices

Temperature-Dependent Kink Effect Model for Partially-Depleted SOI NMOS Devices 254 IEEE RANSACIONS ON ELECRON DEVICES, VOL. 46, NO. 1, JANUARY 1999 emperature-depedet Kik Effect Model for Partially-Depleted SOI NMOS Devices S. C. Li ad J. B. Kuo Abstract his paper reports a closed-form

More information

Analysis of MOS Capacitor Loaded Annular Ring MICROSTRIP Antenna

Analysis of MOS Capacitor Loaded Annular Ring MICROSTRIP Antenna Iteratioal OPEN AESS Joural Of Moder Egieerig Research (IJMER Aalysis of MOS apacitor Loaded Aular Rig MIROSTRIP Atea Mohit Kumar, Suredra Kumar, Devedra Kumar 3, Ravi Kumar 4,, 3, 4 (Assistat Professor,

More information

Minimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2

Minimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2 UNIERSITY OF CALIFORNIA College of Egieerig Departmet of Electrical Egieerig ad Computer Scieces Last modified o February 1 st, 005 by Chris Baer (crbaer@eecs Adrei ladimirescu Homewor #3 EECS141 Due Friday,

More information

ECE 442. Spring, Lecture - 4

ECE 442. Spring, Lecture - 4 ECE 44 Power Semicoductor Devices ad Itegrated circuits Srig, 6 Uiversity of Illiois at Chicago Lecture - 4 ecombiatio, geeratio, ad cotiuity equatio 1. Geeratio thermal, electrical, otical. ecombiatio

More information

Analog Integrated Circuit Design (Analog CMOS Circuit Design)

Analog Integrated Circuit Design (Analog CMOS Circuit Design) Aalog tegrate ircuit Desig (Aalog MOS ircuit Desig) Ali Heiary, Electrical Egieerig, g, Guila Uiversity Table of tets - MOs techology - troucti to MOS trasistor 3- urret mirror 4- Amplifier, active loa

More information

BLUE PRINT FOR MODEL QUESTION PAPER 3

BLUE PRINT FOR MODEL QUESTION PAPER 3 Uit Chapter Number Number of teachig Hours Weightage of marks Mark Marks Marks 5 Marks (Theory) 5 Marks (Numerical Problem) BLUE PNT FO MODEL QUESTON PAPE Class : PUC Subject : PHYSCS () CHAPTES Electric

More information

Signal Processing in Mechatronics. Lecture 3, Convolution, Fourier Series and Fourier Transform

Signal Processing in Mechatronics. Lecture 3, Convolution, Fourier Series and Fourier Transform Sigal Processig i Mechatroics Summer semester, 1 Lecture 3, Covolutio, Fourier Series ad Fourier rasform Dr. Zhu K.P. AIS, UM 1 1. Covolutio Covolutio Descriptio of LI Systems he mai premise is that the

More information

Lecture 2. Dopant Compensation

Lecture 2. Dopant Compensation Lecture 2 OUTLINE Bac Semicoductor Phycs (cot d) (cotd) Carrier ad uo PN uctio iodes Electrostatics Caacitace Readig: Chater 2.1 2.2 EE105 Srig 2008 Lecture 1, 2, Slide 1 Prof. Wu, UC Berkeley oat Comesatio

More information

Recent Experimental Results in ADITYA Tokamak

Recent Experimental Results in ADITYA Tokamak Recet Experimetal Results i ADITYA Tokamak R. Jha ad the ADITYA Team Istitute for Plasma Research, Bhat, Gadhiagar-382 428, INDIA e-mail:rjha@ipr.res.i Abstract. Recet studies o measuremets of edge turbulece

More information

Nanomaterials for Photovoltaics (v11) 6. Homojunctions

Nanomaterials for Photovoltaics (v11) 6. Homojunctions Naomaterials for Photovoltaics (v11) 1 6. Homojuctios / juctio diode The most imortat device cocet for the coversio of light ito electrical curret is the / juctio diode. We first cosider isolated ad regios

More information

Analytical description of the injection ratio of self-biased bipolar. transistors under the very high injection conditions of ESD events

Analytical description of the injection ratio of self-biased bipolar. transistors under the very high injection conditions of ESD events Author mauscript, published i "Solid-State Electroics 5, 5 (007) 663-674" Aalytical descriptio of the ijectio ratio of self-biased bipolar trasistors uder the very high ijectio coditios of ES evets A.

More information

LECTURE 5 PART 2 MOS INVERTERS STATIC DESIGN CMOS. CMOS STATIC PARAMETERS The Inverter Circuit and Operating Regions

LECTURE 5 PART 2 MOS INVERTERS STATIC DESIGN CMOS. CMOS STATIC PARAMETERS The Inverter Circuit and Operating Regions LECTURE 5 PART 2 MOS INVERTERS STATIC ESIGN CMOS Objectives for Lecture 5 - Part 2* Uderstad the VTC of a CMOS iverter. Uderstad static aalysis of the CMOS iverter icludig breakpoits, VOL, V OH,, V IH,

More information