Registration Error Terms: Grid: Wafer Terms and Field IFD
|
|
- Mariah Simon
- 6 years ago
- Views:
Transcription
1 Registration Error Terms: Grid: Wafer Terms and Field IFD Grid Rotat ion Grid Skew System Skew Field Skew Field Rotation Grid Y Mag Grid X Mag Field IsoMag Field Y (optical) Mag Field X (scan) Mag Grid or wafer terms Field terms 0.50 PPM scale PPM scale 1
2 Projection lens 1. Image placement Aberrations: Distortion Coma. Lens to lens matching Scanner : less lens area : <30 nm Stepper: full lens spec: <60 nm Tool to Tool matching (lens and stage) 1. ASML 5500: <10 nm. SVGL MSIII+: <65 nm 3. ASML-SVGL: <10 nm Interferometic wafer stage precision Registration Error Budget: Major sources for Mis-placement errors Alignment System 1. Alignment marker quality. Detection system : center of gravity 3. Correction model applied Specs include lens errors: ASML: 63 nm Phase grating Process insensitive: 10 nm SVGL: Darkfield signal chevron marker (±1 orders): Process dependent: 55 nm Interferometic reticlewafer stage synchronization Scanner only 1. ASML 5500: <15 nm 1. SVGL MSIII+:. SVGL MSIII+: <17 nm. Left-Right scan direction delta 3. Canon ES3: <9.5nm Alignment Strategy Definition of what layer aligns to what Reticle Fabrication 1. Reticle to reticle pattern placement errors. 5X to 4X reticle errors 4X: 5nm 5X: 50nm Field magnification control 1. ASML 5500: ISO-MAG: reticle platen height. SVGL MSIII+: X-Mag: wafer stage speed Y-Mag: move optics
3 Registration : Layer to layer placement 5X ASML Phase grating alignment Markers to 4 locations on wafer: Global align and blind step 4X SVGL etched Chevron alignment Markers 6 align tracks in horizontal scribe lines on wafer: Align to 8 to 1 markers per track and blind step; Total per wafer: 56 markers/wafer 3
4 Registration Specifications Registration: Specifications by GST 40 layer.. This is what we SPC: mean + 3 sigma or Max error # Process Chart Type USL SPC: X+3S nm USL SPC: Y+3S nm USL SPC: Max Error nm 1 GST40 DI-DT Control 10 GST40 DR-DT Control 10 3 GST40 BW-DI Control 10 4 GST40 LC-BW Control 70 5 GST40 BI-BW Control 10 6 GST40 EW-BW Control GST40 P-EW Control GST40 P1-D1 Control GST40 CT- P1 Control GST40 RT-CR Control GST40 M1-CT Control 50 1 GST40 V1-M1 Control GST40 M-V1 Control GST40 V-M Control GST40 M3-V Control 00 1 GST35 DI-DT Control 10 GST35 BW-DI Control GST35 LC-DI Control GST35 EC-BW Control 70 6 GST35 P-EC Control GST35 P1-DI Control GST35 V1-M1 Control 00 9 GST35 V-M Control 00 1 CB40 EW-DI Control GST30 P1-DI Control 170 4
5 Registration Sources of Error Registration: Sources of error: Problem with the Walk out idea. This walk out has been defined as systematic and not random. If it is truly random, then propagation of errors apply. Systematic 'walk" idea = 10 nm "DC Bias" Any event has equal probability of occurance! Sample input Layer 0 Layer 1 Layer Layer 3 Layer 4 Layer 5 Layer 6 Layer 7 Layer 8 Layer 9 Mean reg nm SD nm n sample Sp Standard deviation pooled t value All Align back to AL tail AREA under Curve All Align back to AL AREA under Curve P! Probabilty of All Align back to AL "walk" 8.037% 0.515% % % % % % % % Probabilty of "walk" Probabilty in PPM of systematic walk being due to random chance Probabilty in PPM of systematic walk being due to random chance Align back to subequent layer 8.037% % 0.004% % % % % % % All Align back to AL Align back to subequent layer
6 6 Registration Sources of Error Registration: Problem with the random walk idea. A random walk has been defined as systematic and not random. If it is truly random, then propagation of errors apply. This is the model used for GST 40 alignment paths. The formula for error propagation If f=f(x,y,z ) and you want σ f and you have σ x, σ y, σ z, then use the following formula: = z y x f z F y F x F σ σ σ σ
7 Registration Sources of Error Registration: Problem with the random walk idea. A random walk has been defined as systematic and not random. If it is truly random, then propagation of errors apply. Statistical Treatment of Data Low accuracy, low precision High accuracy, low precision Low accuracy, high precision High accuracy, high precision 7
8 Registration Sources of Error Registration: A random walk has been defined as systematic and not random. If it is truly random, then propagation of errors apply
9 Registration: Sources of error WHY does this occur? Registration Sources of Error Equal probablity of registration error for each alignment if no systematic error exists. Systematic error: If it is stable and if it exists need to be understood and corrected if possible. Alignment corrections (constants) should be correcting for this systematic error. If a systematic error exists in output (I,e, not corrected and hidden in the statistic mean = 3 sigma, we need to correct. I.e. put Tx and Ty offset as constants in job. Why to we need any other alignment corrections besides Tx, Ty, and W rot if process and tools are stable? Variation sources: Tool to tool field errors, SVGL ASML matching, Process thermal cycles, Field magnification correction on ASML, tool pressure compensation, Telecentric errors 9
10 Old process: Statistical comparison Registration Control Registration: Analysis of one lot s XY registration errors as run through DI-DT to CT - P1: WC19Y N9J0BA05 run AL ASML 13; DT ASML 13; and CT ASML 13 CT aligning to SVGL P1 defined marker Normal Probability Plot - GST40 Critical alignments> resulting X-Y errors NORMSINV Parameter A05 X DI-DT A05 Y DI-DT A05 X BW-DI A05 Y BW-DI A05 X EW-BW A05 Y EW-BW A05 X P-EW A05 Y P-EW A05 X P1-P A05 Y P1-P A05 X CT-P1 A05 Y CT-P1 99.9% 99.4% 97.7% 93.% 84.1% 69.% 50% 30.9% 15.9% 6.7%.3% 0.6% 0.1% 10
11 Statistical comparison Registration Control Registration: Analysis of one lot as run through Multiple layers CT aligning to SVGL P1 defined marker Lot 05 Reg error IVS data A05 X DI-DT A05 Y DI-DT A05 X BW-DI A05 Y BW-DI A05 X EW-BW A05 Y EW-BW A05 X P-EW A05 Y P-EW A05 X P1-P A05 Y P1-P A05 X CT-P1 A05 Y CT-P1 Mean nm Mean um Standard Error Median Mode Standard Deviation um Standard Deviation nm SD nm mean +3 sd SPEC Sample Variance Kurtosis Skewness Range Minimum Maximum Sum Count
12 Statistical comparison Registration Control Registration: Analysis of one lot s XY registration errors as run through DI-DT to CT - P1: CT aligning to SVGL P1 defined marker OLD Process NORMSINV IVS X Y Registration error: WC19Y N9J0BA03 - GST % 99.4% 97.7% 93.% 84.1% 69.% 50% 30.9% 15.9% A03 X DI-DT A03 Y DI-DT A03 X BW-DI A03 Y BW-DI A03 X EW-BW A03 Y EW-BW A03 X P-EW A03 Y P-EW A03 X P1-P A03 Y P1-P A03 X CT-P1 A03 Y CT-P %.3% A03 X CT-P1 rw A03 Y CT-P1 rw % % Registration error um 1
13 Old process: Statistical comparison Registration Control Registration: Analysis of one lot as run through DI-DT to CT - P1: WC19Y N9J0BA03 run AL ASML 13; DT ASML 13; and CT ASML 13 Reworking at CT did not improve registration distribution! CT aligning to SVGL P1 defined marker Lot 03 Reg error IVS data A03 X DI-DT A03 Y DI-DT A03 X BW-DI A03 Y BW-DI A03 X EW-BW A03 Y EW-BW A03 X P-EW A03 Y P-EW A03 X P1-P A03 Y P1-P A03 X CT-P1 A03 Y CT-P1 A03 X CT-P1 RW A03 Y CT-P1 RW Mean nm E Mean um Standard Error Median Mode #N/A #N/A #N/A Standard Deviation um Standard Deviation nm SD nm mean +3 sd SPEC Sample Variance Kurtosis Skewness Range Minimum Maximum Sum Count
14 Old process: Statistical comparison Registration Control Registration: Analysis of one lot as run through DI-DT to CT - P1: WC19Y N9J0B3030 run AL ASML 13; DT ASML 13; and CT ASML 13 CT aligning to SVGL P1 defined marker IVS X Y Registration error: WC19Y N9J0B GST40 A030 X DI-DT NORMSINV % 99.4% 97.7% 93.% 84.1% 69.% 50% 30.9% 15.9% 6.7% A030 Y DI-DT A030 X BW-DI A030 Y BW-DI A030 X EW-BW A030 Y EW-BW A030 X P-EW A030 Y P-EW A030 X P1-P A030 Y P1-P A030 X CT-P1 A030 Y CT-P1 -.3% % % Registration Error um 14
15 Old process: Statistical comparison Registration Control Registration: Analysis of one lot as run through DI-DT to CT - P1: WC19Y N9J0B3030 run AL ASML 13; DT ASML 13; and CT ASML 13 CT aligning to SVGL P1 defined marker Lot 030 Reg error IVS data A030 X DI-DT A030 Y DI-DT A030 X BW-DI A030 Y BW-DI A030 X EW-BW A030 Y EW-BW A030 X P-EW A030 Y P-EW A030 X P1-P A030 Y P1-P A030 X CT-P1 A030 Y CT-P1 Mean nm Mean um Standard Error Median Mode #N/A Standard Deviation um Standard Deviation nm SD nm mean +3 sd SPEC Sample Variance Kurtosis Skewness Range Minimum Maximum Sum Count
16 New process: Statistical comparison Registration Control Registration: Analysis of six lots run CT ASML 13 CT aligning to ASML AL defined marker NORMSINV Normal Probability Plot - GST40 CT-P1 Registration error for CT aligned to Al ASML marker Registration Error microns 99.9% 99.4% 97.7% 93.% 84.1% 69.% 50% 30.9% 15.9% 6.7%.3% 0.6% 0.1% X lot 066 Y lot 066 X lot 069 Y lot 069 X lot 070 Y lot 070 X lot 071 Y lot 071 X lot 076 Y lot 076 X lot 079 Y lot
17 New process: Statistical comparison Registration Control Registration: Analysis of six lots run CT ASML 13 CT aligning to ASML AL defined marker Note Y mean offset!! Reg error IVS data CT- P1 X lot 066 Y lot 066 X lot 069 Y lot 069 X lot 070 Y lot 070 X lot 071 Y lot 071 X lot 076 Y lot 076 X lot 079 Y lot 079 Mean nm E Mean um Standard Error Median Mode Standard Deviation um Standard Deviation nm SD nm mean +3 sd SPEC Sample Variance Kurtosis Skewness Range Minimum Maximum Sum Count
18 New process Vs Old: Statistical comparison Registration Control ASML marker Vs Align to SVGL P1 marker: Normal Probability Plot - GST % % 97.7% % NEW % NORMSINV % 50% 30.9% 15.9% % -.3% -.5 OLD 0.6% % X lot 066 Y lot 066 X lot 069 Y lot 069 X lot 070 Y lot 070 X lot 071 Y lot 071 X lot 076 Y lot 076 X lot 079 Y lot 079 WC19Y A03 X CT-P1 WC19Y A03 Y CT-P1 WC19Y A05 X CT-P1 WC19Y A05 Y CT-P1 WC19Y A030 X CT-P1 WC19Y A030 Y CT-P1 Parameter 18
19 Semiconductor Example Integrated circuit Manufacturing Registration control Mixing tools: %X ASMl to 4X SVGL: ASML Align to AL ASML M-PA SPC REG spec SPC REG spec ASML V1 P1 SPC REG spec 180 new SVGL ASML M1 P < > EW SVGL 30 ASML CT BW 70 BI SVGL ASML RT < > DI SVGL ASML NI DT ASML ASML CR AL ASML 19
20 Statistical comparison Registration Control Alignment - Registration-Overlay Model: RSS (root sum of squares method: 4 Basic alignment types Explanation : Why are we using 10nm for AMSL spec? A. Single tool matching spec is 10nm. B. In GST 40 production we run lots on multiple tools the difference between tools is 135nm. We do not mix tools within a lot of wafers but dedicate lots to tools with common offsets. The overlay tolerances on these go into the common layer overlay population. EXAMPLE 1 : ASML layer to layer Registration or Overlay ( fct( reg,cd): Alignment is to a common layer marker. 1 Align layer 1: 10 nm Registration layer to layer 1: 170 nm Marker layer Matching tools 3 sigma 1 sigma TYPE Tool 1 Tool ASML ASML Different Tools 1 1 SVGL SVGL Different Tools 1 ASML SVGL SVGL ASML Align layer : 10 nm Example 1: ASML layers run on tools aligned to common marker AL (in this case) RSS registration= (40^+40^)^0.5 x 3 = 170nm 0
21 Statistical comparison Registration Control: RSS OVERLAY MARKER OVERLAY Tool 1 Tool #1 ASML- ASML # SVGL- SVGL #3 ASML-SVGL #4 SVGL- ASML RSS Registration Marker ALIGN ALIGN ALIGN ALIGN Error nm AL AL AL /100 /100 BP AL AL /100 / BN AL AL /100 / PW AL AL /100 / DT AL AL /100 / DI DT DT AL /100 SVGL NF DI AL DT SVGL / IE DI AL DT SVGL / DR DI DI DT SVGL SVGL CC DI AL DT SVGL / SD DI AL DT SVGL / VD DI AL DT SVGL / PC DI AL DT SVGL / NC DI AL DT SVGL / LE DI AL DT SVGL / BW DI DI DT SVGL SVGL BI DI BW DT SVGL SVGL 141 1
22 Statistical comparison Registration Control: RSS OVERLAY MARKER OVERLAY Tool 1 Tool #1 ASML- ASML # SVGL- SVGL #3 ASML-SVGL #4 SVGL- ASML RSS Registration Marker ALIGN ALIGN ALIGN ALIGN Error nm HC DI AL DT SVGL / EW BW BW DI SVGL SVGL EW DI BW DT SVGL SVGL 141 Comment EW BI BW BW SVGL SVGL 141 P EW DI DT SVGL SVGL new P-EW:180 P1 P DI DI SVGL SVGL 141 was P1-P: 70 P1 DI DI DT SVGL SVGL was P1-P: 140 PL DI AL DT SVGL / NL DI AL DT SVGL / PS DI AL DT SVGL / NS DI AL DT SVGL / SP DI AL DT SVGL / PR DI AL DT SVGL / CR DI AL DT SVGL / Degraded 184 CT DI AL DT SVGL / Degraded CT P AL DI SVGL / Spec is 50 nm CT P1 AL DI SVGL / Degraded
23 Statistical comparison Registration Control: RSS OVERLAY MARKER OVERLAY Tool 1 Tool #1 ASML- ASML # SVGL- SVGL #3 ASML-SVGL #4 SVGL- ASML RSS Registration Marker ALIGN ALIGN ALIGN ALIGN Error nm NI DI AL DT SVGL / RT CR CT P1 /100 / RT CR AL AL /100 / M1 CT AL AL /100 / M1 RT AL AL /100 / V1 M1 AL AL /100 / M V1 AL AL /100 / MM M AL AL /100 / V M AL AL /100 / M3 V AL AL /100 / V3 M3 AL AL /100 / M4 V3 AL AL /100 / PA M4 AL AL /100 /
Title: ASML PAS 5500 Job Creation Semiconductor & Microsystems Fabrication Laboratory Revision: D Rev Date: 09/20/2012
Approved by: Process Engineer / / / / Equipment Engineer 1 SCOPE The purpose of this document is to detail the creation of stepper jobs for the ASML PAS 5500. All users are expected to have read and understood
More informationA Guide to Reticle Design on the Autostep 200 Edward Tang 6/4/04
A Guide to Reticle Design on the Autostep 200 Edward Tang 6/4/04 1 Table of Contents Introduction Section 1 Reticle Management System (RMS): Introduction Section 2- Global Alignment System Global Scan
More informationA Reticle Correction Technique to Minimize Lens Distortion Effects
A Reticle Correction Technique to Minimize Lens Distortion Effects Warren W. Flack, Gary E. Flores, Alan Walther and Manny Ferreira Ultratech Stepper, Inc. San Jose, CA 95134 Mix-and-match lithography
More informationMicrosystems Technology Laboratories i-stepperthursday, October 27, 2005 / site map / contact
Microsystems Technology Laboratories i-stepperthursday, October 27, 2005 / site map / contact Fabrication BecomING an MTL Fab. User Internal MIT Users External Users Facilities Fab. staff MTL Orientation
More informationThe Waferstepper Challenge: Innovation and Reliability despite Complexity
: Innovation and Reliability despite Complexity by Gerrit Muller University of South-Eastern Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The function of the waferstepper is explained
More informationVisual Test Light Scattering Reticle. Users Guide
Visual Test Light Scattering Reticle Users Guide Floppy Disk Contents Filename 4INVTW: 5INVTW: 6INVTW: 4", 5", and 6" reticle data for producing a Visual Test Wafer. This wafer contains both horizontal
More informationHigh NA the Extension Path of EUV Lithography. Dr. Tilmann Heil, Carl Zeiss SMT GmbH
High NA the Extension Path of EUV Lithography Dr. Tilmann Heil, Carl Zeiss SMT GmbH Introduction This talk is about resolution. Resolution λ = k 1 NA High-NA NA 0.33 0.4 0.5 0.6 Resolution @ k1=0.3 single
More informationChapter 3 : ULSI Manufacturing Technology - (c) Photolithography
Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography 1 Reference 1. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (2001) 2. - (2004) 3. Semiconductor Physics and Devices-
More informationP a g e 3 6 of R e p o r t P B 4 / 0 9
P a g e 3 6 of R e p o r t P B 4 / 0 9 p r o t e c t h um a n h e a l t h a n d p r o p e r t y fr om t h e d a n g e rs i n h e r e n t i n m i n i n g o p e r a t i o n s s u c h a s a q u a r r y. J
More informationADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM
ADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM Jan van Schoot, Bert Koek, Chris de Mol, Peter van Oorschot. ASML Veldhoven, The Netherlands This paper was first presented at the Semicon/
More informationDouble patterning for 32nm and below: an update. Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML
Double patterning for 32nm and below: an update Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML Mireille Maenhoudt, Shaunee Cheng, Tom Vandeweyer IMEC / Slide 1
More informationStory. Cover. An Automated Method for Overlay Sample Plan Optimization
Cover Story An Automated Method for Overlay Sample Plan Optimization Xuemei Chen, Moshe E. Preil, KLA-Tencor Corporation Mathilde Le Goff-Dussable, Mireille Maenhoudt, IMEC, Leuven, Belgium In this paper,
More informationEUV lithography industrialization for HVM
EUV lithography industrialization for HVM Michael Lercel Director, Strategic Marketing, Tokyo Outline Slide 2 NXE Roadmap NXE:3400B performance Reticle front-side defectivity EUV source roadmap EUV extendibility
More informationHorizontal-Vertical (H-V) Bias, part 2
Tutor52.doc: Version 11/4/05 T h e L i t h o g r a p h y E x p e r t (February 2006) Horizontal-Vertical (H-V) Bias, part 2 Chris A. Mack, Austin, Texas In the last edition of this column we looked at
More informationTitle: ASML Stepper Semiconductor & Microsystems Fabrication Laboratory Revision: B Rev Date: 12/21/2010
Approved by: Process Engineer / / / / Equipment Engineer 1 SCOPE The purpose of this document is to detail the use of the ASML PAS 5500 Stepper. All users are expected to have read and understood this
More informationCopyright 2001 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2001 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of the 21 st Annual BACUS Symposium on Photomask Technology SPIE Vol. 4562, pp. 486-495.
More informationPERFORMANCE OF A STEP AND SCAN SYSTEM FOR DUV LITHOGRAPHY
PERFORMANCE OF A STEP AND SCAN SYSTEM FOR DUV LITHOGRAPHY G. de Zwart, M. van den Brink, R. George, D. Satriasaputra, J. Baselmans, H. Butler, J. van Schoot, J. de Klerk. This paper was first presented
More informationImpact of Pellicle on Overlay in Double Patterning Lithography
Impact of Pellicle on Overlay in Double Patterning Lithography Oliver Loeffler 1, Frank Laske 2, Michael Ferber 2, Klaus-Dieter Roeth 2, Lin Chua 3, You Seung Jin 3, Gino Marcuccilli 3, Venkat Nagaswami
More informationIEUVI Mask Technical Working Group
IEUVI Mask Technical Working Group Proposed changes P37/P38/P40 SEMI standards Thursday, Feb 28, 2008 / Slide 1 Introduction All of the recommendations are driven by the
More informationZ score indicates how far a raw score deviates from the sample mean in SD units. score Mean % Lower Bound
1 EDUR 8131 Chat 3 Notes 2 Normal Distribution and Standard Scores Questions Standard Scores: Z score Z = (X M) / SD Z = deviation score divided by standard deviation Z score indicates how far a raw score
More informationNeutron Irradiation Test Results of the RH1021CMW-5 Precision 5V Reference
Neutron Irradiation Test Results of the RH1021CMW-5 Precision 5V Reference 16 March 2015 Duc Nguyen, Sana Rezgui Acknowledgements The authors would like to thank the Product and Test Engineering Signal
More information2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303)
MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J / ESD.63J Control of Processes (SMA 6303) Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationOptional Connector Optional power compatibility XXX. IC i3 C2 C3 C5. M12* (i3: 5-pin male; IC: 4-pin male) 3.0 mw/cm2 245,000 Lux (white)
Precision LED Lighting for Vision and Imaging SL191 Structured Pattern Generator Designed for applications requiring structured illumination Ideal for locating edges, offsets, and assessing topography
More informationP a g e 5 1 of R e p o r t P B 4 / 0 9
P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e
More information2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008
MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationLitho scenario solutions for FinFET SRAM 22nm node
See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/51695 Litho scenario solutions for FinFET SRAM nm node ARTICLE in PROCEEDINGS OF SPIE - THE
More informationConsiderations for sampling used in future MS actions
PROSAFE meeting Considerations for sampling used in future MS actions 30 April 2010 - Malta I. Hendrikx - N. Tuneski V4 2010-04-24 Contents of this presentation 1. Comparison of sampling techniques (5#)
More informationSL191. Structured Pattern Generator SL191-WHIIC SL IC. Designed for applications requiring structured illumination
Precision LED Lighting for Vision and Imaging SL191 Structured Pattern Generator Designed for applications requiring structured illumination Ideal for locating edges, offsets, and assessing topography
More informationElectron beam scanning
Electron beam scanning The Electron beam scanning operates through an electro-optical system which has the task of deflecting the beam Synchronously with cathode ray tube which create the image, beam moves
More informationEffects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure
Effects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure A. Abdo, ab L. Capodieci, a I. Lalovic, a and R. Engelstad b a Advanced
More informationmag 6 & mag 7 magnifiers
mag 6 & mag 7 magnifiers MAG 7 inspection magnifier - x4 magnification with reticle holder Ordering Information cat. ref: MAG7 order code: 50E02014 cat. ref: MAG7TR (with torch) order code: 50E02016 magnification:
More informationCharacterization of Optical Proximity Correction Features
Characterization of Optical Proximity Correction Features John Allgair, Michelle Ivy, Kevin Lucas, John Sturtevant Motorola APRDL, Austin, TX 7871 Richard Elliott, Chris A. Mack, Craig MacNaughton, John
More informationOverlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology
Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology Jae-Seok Yang, David Z. Pan Dept. of ECE, The University of Texas at Austin, Austin, Tx 78712 jsyang@cerc.utexas.edu,
More informationMethodology of modeling and simulating line-end shortening effects in deep-uv resist
Methodology of modeling and simulating line-end shortening effects in deep-uv resist Mosong Cheng*, Ebo Croffie, Andrew Neureuther Electronics Research Laboratory Department of Electrical Engineering and
More informationAfter Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device
After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device Hyung-Seop Kim, Yong Min Cho, Byoung-Ho Lee Semiconductor R&D Center, Device Solution Business, Samsung
More informationNSR-2205i14E (6" Reticle Type)
Step-and-Repeat System NSR-2205i14E (6" Reticle Type) ACCEPTANCE TEST Nikon Precision Inc. January 9, 1998 JCW 1/98 22i14EAT01 1 NSR-2205i14E ACCEPTANCE TEST ITEMS (6" Reticle Type) No. Item Specification
More informationLead time reduction by optimal test sequencing
Lead time reduction by optimal test sequencing Roel Boumen, Ivo de Jong, Asia van de Mortel-Fronczak, Koos Rooda / Slide Bibliography Ir. Roel Boumen MSc degree in Mechanical Engineering in 24 on supervisory
More informationTowards 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography
Towards 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography Bill Arnold SPIE Advanced Lithography Optical SPIE 69-3 / Slide Outline Double patterning
More informationDesign Study. Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World
Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World,AIMS EUV Development Design Study Karl-Heinz Bechstein, Mathias Esselbach, Wolfgang Harnisch, Norbert Rosenkranz, Thomas Scherübl, Holger
More informationCopyright 2003 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2003 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Optical Microlithography XVI, SPIE Vol. 5040, pp. 151-161. It is made available
More informationA L A BA M A L A W R E V IE W
A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N
More informationJune 12 to 15, 2011 San Diego, CA. for Wafer Test. Lance Milner. Intel Fab 12, Chandler, AZ
June 12 to 15, 2011 San Diego, CA Statistical Analysis Fundamentals for Wafer Test Lance Milner Intel Fab 12, Chandler, AZ Why Statistics? In God we trust. All others bring data. W Edwards Deming (1900
More informationAerial image based lens metrology for wafer steppers
Aerial image based lens metrology for wafer steppers P. Dirksen*, J.J.M. Braat**, A.J.E.M. Janssen*, T. Matsuyama***, T. Noda*** *Philips Research Europe, Belgium **Delft University of Technology, The
More informationOptical Measurements of Critical Dimensions at Several Stages of the Mask Fabrication Process
Optical Measurements of Critical Dimensions at Several Stages of the Mask Fabrication Process John C. Lam, Alexander Gray n&k Technology, Inc., Santa Clara, CA ABSTRACT Critical dimension (CD) metrology
More informationQuantitative. Accurate. Precise. Measurement Error
Measurement Error Before we do any experiments, collect any data, or set up any process: We need to ensure we have a way to measure the results that is: Quantitative Accurate Precise So how do we test
More information2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008
MIT OpenCourseWare http://ocw.mit.edu.830j / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationNeutron Irradiation Test Results of the RH3080MK Adjustable 0.9A Single Resistor Low Dropout Regulator
Neutron Irradiation Test Results of the RH3080MK Adjustable 0.9A Single Resistor Low Dropout Regulator 09 October 2014 Duc Nguyen, Sana Rezgui Acknowledgements The authors would like to thank the S-Power
More informationOptimized Stepping for Fan-out Wafer and Panel Packaging P.10
SEMICONDUCTORS PACKAGING MEMS LEDS DISPLAYS JUNE 2018 Material Innovations for Advancements in Fan-out Packaging P. 14 Void Control in Die Attach P. 20 Patterned Wafer Geometry Grouping for Improved Overlay
More informationEUVL Readiness for High Volume Manufacturing
EUVL Readiness for High Volume Manufacturing Britt Turkot Intel Corporation Outline Exposure Tool Progress Power Availability Intel demo results Reticle Defectivity Pellicle Materials Conclusion 2 Source
More informationVS203B midterm exam version A
VS03B midterm exam version A VS03B Midterm Exam Solutions (versions A and B are the same except for the ordering of multiple choice answers Dr. Roorda Date: April 8 009 Permitted aids: pens/pencils, eraser,
More informationCopyright 2004 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of the 2th Annual BACUS Symposium on Photomask Technology, SPIE Vol. 67- and is made available
More informationStatistical Methods. by Robert W. Lindeman WPI, Dept. of Computer Science
Statistical Methods by Robert W. Lindeman WPI, Dept. of Computer Science gogo@wpi.edu Descriptive Methods Frequency distributions How many people were similar in the sense that according to the dependent
More informationControl of Manufacturing Processes
Control of Processes David Hardt Topics for Today! Physical Origins of Variation!Process Sensitivities! Statistical Models and Interpretation!Process as a Random Variable(s)!Diagnosis of Problems! Shewhart
More informationChromeless Phase Lithography (CPL)
Chromeless Phase Lithography (CPL) Chromeless Phase Lithography or CPL is a recent development in the area of phase shifting technology that is extending the perceived k 1 limits and has the potential
More information(12) United States Patent (10) Patent No.: US 6,730,444 B2. BOWes (45) Date of Patent: May 4, 2004
USOO673O44.4B2 (12) United States Patent (10) Patent No.: US 6,730,444 B2 BOWes (45) Date of Patent: May 4, 2004 (54) NEEDLE COMB RETICLE PATTERN FOR 6,068,954. A 5/2000 David... 430/22 CRITICAL DIMENSION
More informationEE290H F05. Spanos. Lecture 5: Comparison of Treatments and ANOVA
1 Design of Experiments in Semiconductor Manufacturing Comparison of Treatments which recipe works the best? Simple Factorial Experiments to explore impact of few variables Fractional Factorial Experiments
More information= n. Psin. Qualitative Explanation of image degradation by lens + 2. parallel optical beam. θ spatial frequency 1/P. grating with.
Qualitative Explanation of image degradation by lens Mask + 2 lens wafer plane +1 φ 0 parallel optical beam -2-1 grating with θ spatial frequency 1/P Psin φ = n λ n = 0, ± 1, ± 2,... L S P l m P=2L sin
More informationThermal Resistance Measurement
Optotherm, Inc. 2591 Wexford-Bayne Rd Suite 304 Sewickley, PA 15143 USA phone +1 (724) 940-7600 fax +1 (724) 940-7611 www.optotherm.com Optotherm Sentris/Micro Application Note Thermal Resistance Measurement
More informationF l a s h-b a s e d S S D s i n E n t e r p r i s e F l a s h-b a s e d S S D s ( S o-s ltiad t e D r i v e s ) a r e b e c o m i n g a n a t t r a c
L i f e t i m e M a n a g e m e n t o f F l a-b s ah s e d S S D s U s i n g R e c o v e r-a y w a r e D y n a m i c T h r o t t l i n g S u n g j i n L e, e T a e j i n K i m, K y u n g h o, Kainmd J
More informationApplication Note AN37. Noise Histogram Analysis. by John Lis
AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationT h e C S E T I P r o j e c t
T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T
More informationHigh Order Overlay Modeling and APC simulation with Zernike- Legendre Polynomials
High Order Overlay Modeling and APC simulation with Zernike- Legendre Polynomials JawWuk Ju a, MinGyu Kim a, JuHan Lee a, Stuart Sherwin b, George Hoo c, DongSub Choi d, Dohwa Lee d, Sanghuck Jeon d, Kangsan
More informationMSN551 LITHOGRAPHY II
MSN551 Introduction to Micro and Nano Fabrication LITHOGRAPHY II E-Beam, Focused Ion Beam and Soft Lithography Why need electron beam lithography? Smaller features are required By electronics industry:
More informationRegistration Measurement Capability of VISTEC LMS IPRO4 with Focus on Small Features
Registration Measurement Capability of VISTEC LMS IPRO4 with Focus on Small Features Christian Enkrich a, Gunter Antesberger a, Oliver Loeffler a, Klaus-Dieter Roeth b,franklaske b, Karl-Heinrich Schmidt
More informationPaired comparisons. We assume that
To compare to methods, A and B, one can collect a sample of n pairs of observations. Pair i provides two measurements, Y Ai and Y Bi, one for each method: If we want to compare a reaction of patients to
More information2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008
MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J / ESD.63J Control of Processes (SMA 6303) Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationNick Walker (for WG3) Snowmass, 2001
Nick Walker (for WG) Snowmass, 2 General Layout Complete Lattice Final Telescope Beam switchyard Collimation System - basic concept - spoiler protection (MES) - halo tracking (dynamic aperture) Hardware
More informationFiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White
Fiducial Marks for EUV mask blanks Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White Fiducial marks are laser scribed on 200 mm wafers to enable defect registration on metrology
More information388 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 3, MARCH 2011
388 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 3, MARCH 2011 Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across
More information176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s
A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps
More informationBasic Statistics Made Easy
Basic Statistics Made Easy Victor R. Prybutok, Ph.D., CQE, CQA, CMQ/OE, PSTAT Regents Professor of Decision Sciences, UNT Dean and Vice Provost, Toulouse Graduate School, UNT 13 October 2017 Agenda Statistics
More informationTaguchi Method and Robust Design: Tutorial and Guideline
Taguchi Method and Robust Design: Tutorial and Guideline CONTENT 1. Introduction 2. Microsoft Excel: graphing 3. Microsoft Excel: Regression 4. Microsoft Excel: Variance analysis 5. Robust Design: An Example
More informationMEMS Metrology. Prof. Tianhong Cui ME 8254
MEMS Metrology Prof. Tianhong Cui ME 8254 What is metrology? Metrology It is the science of weights and measures Refers primarily to the measurements of length, weight, time, etc. Mensuration- A branch
More informationIssue 88 October 2016
Evaporation By Christopher Henderson This short section will discuss a historical technique for metal deposition known as evaporation. We present this topic mainly for completeness, although some experimental
More informationCompetitive Semiconductor Manufacturing
Competitive Semiconductor Manufacturing Prof. Robert C. Leachman Director, Competitive Semiconductor Manufacturing Program University of California at Berkeley Jan 16, 2007 Jan. 16, 2007 RCL - CSM Findings
More informationHyper-NA imaging of 45nm node random CH layouts using inverse lithography
Hyper-NA imaging of 45nm node random CH layouts using inverse lithography E. Hendrickx* a, A. Tritchkov b, K. Sakajiri b, Y. Granik b, M. Kempsell c, G. Vandenberghe a a IMEC, Kapeldreef 75, B-3001, Leuven,
More informationPhotolithography Overview 9/29/03 Brainerd/photoclass/ECE580/Overvie w/overview
http://www.intel.com/research/silicon/mooreslaw.htm 1 Moore s law only holds due to photolithography advancements in reducing linewidths 2 All processing to create electric components and circuits rely
More informationHigh Optical Density Photomasks For Large Exposure Applications
High Optical Density Photomasks For Large Exposure Applications Dan Schurz, Warren W. Flack, Makoto Nakamura Ultratech Stepper, Inc. San Jose, CA 95134 Microlithography applications such as advanced packaging,
More information1. Two useful probability results. Provide the reason for each step of the proofs. (a) Result: P(A ) + P(A ) = 1. = P(A ) + P(A ) < Axiom 3 >
Textbook: D.C. Montgomery and G.C. Runger, Applied Statistics and Probability for Engineers, John Wiley & Sons, New York, 2003. Chapter 2, Sections 2.3 2.5. 1. Two useful probability results. Provide the
More informationHow to do a Gage R&R when you can t do a Gage R&R
How to do a Gage R&R when you can t do a Gage R&R Thomas Rust Reliability Engineer / Trainer 1 FTC2017 GRR when you can't GRR - Thomas Rust Internal References 2 What are you Measuring 3 Measurement Process
More information0 0'0 2S ~~ Employment category
Analyze Phase 331 60000 50000 40000 30000 20000 10000 O~----,------.------,------,,------,------.------,----- N = 227 136 27 41 32 5 ' V~ 00 0' 00 00 i-.~ fl' ~G ~~ ~O~ ()0 -S 0 -S ~~ 0 ~~ 0 ~G d> ~0~
More informationDescriptive Statistics C H A P T E R 5 P P
Descriptive Statistics C H A P T E R 5 P P 1 1 0-130 Graphing data Frequency distributions Bar graphs Qualitative variable (categories) Bars don t touch Histograms Frequency polygons Quantitative variable
More informationV in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant
More informationCollision Avoidance Lexicon
Collision Avoidance Lexicon 2017 An understanding of collision avoidance terminology requires an understanding of position uncertainty terminology. This lexicon therefore includes the terminology of both
More informationFall 2003 EE290H Tentative Weekly Schedule
Fall 2003 EE290H Tentative Weekly Schedule 1. Functional Yield of ICs and DFM. 2. Parametric Yield of ICs. 3. Yield Learning and Equipment Utilization. 4. Statistical Estimation and Hypothesis Testing.
More informationFabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press
Fabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press Errata, by Chris Mack, chris@lithoguru.com While teaching out of this book at the University
More informationPhotomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT
Photolithography Evolution 1 : Evolution 2 Photomasks Substrates: Type : thermal expansion Chrome Pellicles Mask: OPC and PSM Fabrication: E-Beam or Laser 3 Photomask Information Websites: http://www.photronics.com/internet/corpcomm/publications/basics101/basics.
More informationB Multilayer Ceramic Capacitor
B INTRODUCTION ( ) TYPES OF DIELECTRIC MATERIAL AND CAPACITOR ( ) *HIGH FREQUENCY TYPE: The capacitor of this kind dielectric material is considered as Class capacitor, including high frequency COG capacitor
More informationOHSU OGI Class ECE-580-DOE :Statistical Process Control and Design of Experiments Steve Brainerd Basic Statistics Sample size?
ECE-580-DOE :Statistical Process Control and Design of Experiments Steve Basic Statistics Sample size? Sample size determination: text section 2-4-2 Page 41 section 3-7 Page 107 Website::http://www.stat.uiowa.edu/~rlenth/Power/
More informationSilicon VLSI Technology. Fundamentals, Practice and Modeling
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Photolithography (Chap. 1) Basic lithography process Apply photoresist Patterned
More informationTenmile Lakes Delta Building Study
Tenmile Lakes Delta Building Study Since the late 1940 s, Tenmile Lakes has seen a sharp increase in sediment accumulation at the mouths of the tributaries that feed the lake. To monitor this sediment
More informationLecture 23: NorCal 40A Power Amplifier. Thermal Modeling.
Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector
More informationAn-Najah National University Faculty of Engineering Industrial Engineering Department. Course : Quantitative Methods (65211)
An-Najah National University Faculty of Engineering Industrial Engineering Department Course : Quantitative Methods (65211) Instructor: Eng. Tamer Haddad 2 nd Semester 2009/2010 Chapter 3 Discrete Random
More informationThe study for image placement repeatability of EUV mask on the flat chuck
The study for image placement repeatability of EUV mask on the flat chuck Shusuke Yoshitake, Hitoshi Sunaoshi, Shuichi Tamamushi, Soichiro Mitsui 1, Munehiro Ogasawara 1, Takeyuki Yamada 2, Tsutomu Shoki
More information1-8X24 SECOND FOCAL PLANE SCOPE WITH PATENTED ACSS.223/5.56, 5.45X39,.308 WIN RETICLE PA1-8X24SFP-ACSS-5.56
1-8X24 SECOND FOCAL PLANE SCOPE WITH PATENTED ACSS.223/5.56, 5.45X39,.308 WIN RETICLE PA1-8X24SFP-ACSS-5.56 ACHIEVING A CLEAR RETICLE PICTURE INTRODUCING THE 1-8X24 SECOND FOCAL PLANE SCOPE The ACSS (Advanced
More informationChapter 7. Inference for Distributions. Introduction to the Practice of STATISTICS SEVENTH. Moore / McCabe / Craig. Lecture Presentation Slides
Chapter 7 Inference for Distributions Introduction to the Practice of STATISTICS SEVENTH EDITION Moore / McCabe / Craig Lecture Presentation Slides Chapter 7 Inference for Distributions 7.1 Inference for
More informationDouble patterning for 32nm and below: an update. ASML US Inc, 4211 Burton Dr. Santa Clara, CA, USA. IMEC vzw, Kapeldreef 75, B-3001 Heverlee, Belgium;
Double patterning for 32nm and below: an update Jo Finders (a), Mircea Dusa (b) Bert Vleeming (a) Henry Megens (a) Birgitt Hepp (a) Mireille Maenhoudt (c), Shaunee Cheng (c), Tom Vandeweyer (c) (a) ASML,
More informationNeutron Irradiation Test Results of the RH1009MW 2.5V Reference
Neutron Irradiation Test Results of the RH1009MW 2.5V Reference 19 March 2015 Duc Nguyen, Sana Rezgui Acknowledgements The authors would like to thank the Signal Conditioning Product and Test Engineering
More informationNL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.
Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed
More information