Prediction of Stochastic Eye Diagrams via IC Equivalents and Lagrange Polynomials

Size: px
Start display at page:

Download "Prediction of Stochastic Eye Diagrams via IC Equivalents and Lagrange Polynomials"

Transcription

1 Prediction of Stochastic Eye Diagrams via IC Equivalents and Lagrange Polynomials Paolo Manfredi, Igor S. Stievano, Flavio G. Canavero Department of Electronics and Telecommunications (DET) Politecnico di Torino, Italy

2 Motivation The increasing miniaturization is stressing the impact of process variations on system performance K.J. Kuhn et al., "Process technology variation," IEEE Trans. Electron Devices, vol. 58, no. 8, Aug Circuit waveforms no longer have a deterministic description 2

3 Impact of process variations on data links Process variations + uncontrolled parameters affect the properties of both ICs and interconnections (connectors + lines) Different IC samples have different driving strengths Etching process impact on line characteristic impedance (Z0) Substrate quality affects propagation delay (TD) etc. A statistical assessment of system performance is necessary 3

4 Stochastic eye pattern Interconnect performance usually assessed via eye pattern Due to variability, different fabricated devices will have different eye properties Width, height? Eye properties more suitably described as random variables 4

5 Monte Carlo simulation The traditional approach uses bruteforce sampling-based methods, such as Monte Carlo analysis 1. Identify random parameters and their distribution 2. Generate a set of random samples according to their distribution 3. Perform a deterministic simulation for the scenario associated to 5 each sample 4. Aggregate and analyze results to obtain statistical information Inefficient for eye patterns because of 1. Large number of runs 2. Length of bit streams 3. Complexity of models 5

6 Monte Carlo analysis e.g., single run with transistorlevel simulation requires mins 1000-bit stream with Gaussian jitter simulations days IC equivalents [1] make the Monte Carlo analysis possible 1% accuracy i( t) w ( t) i ( v( t), t) w ( t) i ( v( t), t) H H L L simulations 16 h Further improvements are still desirable [1] I.S. Stievano, I.A. Maio, F.G. Canavero, C. Siviero, "Reliable eye-diagram analysis of data links via device macromodels," IEEE Transactions on Advanced Packaging, vol. 29, no. 1, pp , Feb

7 Lagrange interpolation Clever solution via the combination of IC models + Lagrange interpolation random variable ξ e.g., eye opening y t, ξ φ k : Lagrange polymomial y k = y(t, ξ k ) y y 0 φ 0 + y 1 φ 1 + 7

8 Choice of the interpolation points Several rules can be used for the generation of an optimal (low) number of interpolation points E.g., zeros of classical polynomals orthogonal to the distribution function (see Gaussian quadrature rules ) Uniform variability Legendre polynomials Gaussian variability Hermite polynomials Multidimensional interpolation: tensor product rule For large grid sizes, sparse grids 8

9 Application example Point-to-point interconnect: driver + interconnections + receiver Driver: IC equivalent i( t) w H ( t) i w ( t) i L H L ( v( t), t) ( v( t), t) LC model Microstrip traces Receiver: RC circuit + clamp diodes 9

10 Process variability Process variations affect for instance Driver strength out Trace width (etching process) time Substrate relative permittivity (material quality) Modeled as independent Gaussian random variables 10

11 Eye pattern Prediction of statistical fluctuation of eye pattern parameters:?? How does the opening vary among different devices? 11

12 Eye vertical opening (height) Probability distribution of eye height Monte Carlo Lagrange interpolation 99% probability opening: h: p H > h = 99% method h % error Monte Carlo V - Lagrange interp V 0.07% 12

13 Eye horizontal opening (width) Probability distribution of eye width Monte Carlo Lagrange interpolation 99% probability opening: w: p W > w = 99% method w % error Monte Carlo ps - Lagrange interp ps 0.07% 13

14 Eye opening profile (mask) 99%-confidence level opening mask Monte Carlo Lagrange interpolatation There is only a 1% chance the response will intersect the red area!! 14

15 Efficiency assessment Monte Carlo convergence rate is 1 N N ~ 10k For a clever choice of the interpolation points, Lagrange interpolation requires a small subset of responses, i.e. Proposed example: N LAGRANGE N MONTE CARLO Method Samples Simulation Speed-up Monte Carlo hours - Lagrange interp min 47 s 160x 15

16 Conclusions Effective solution for the statistical assessment of eye patterns in high-speed links affected by process-induced variability Fast analysis via combination of IC equivalents and stochastic Lagrange interpolation Inclusion of multiple random variables Quantitative prediction (e.g., PDF) of the influence of process variability on the circuit performance Improved efficiency, good accuracy Thank you for your attention!! 16

17 Q&A 17

18 Choice of the interpolation points interpolation H, W Postprocessing Postprocessing H, W interpolation 18

Application of Taylor Models to the Worst-Case Analysis of Stripline Interconnects

Application of Taylor Models to the Worst-Case Analysis of Stripline Interconnects Application of Taylor Models to the Worst-Case Analysis of Stripline Interconnects Paolo Manfredi, Riccardo Trinchero, Igor Stievano, Flavio Canavero Email: paolo.manfredi@ugent.be riccardo.trinchero@to.infn.it,

More information

Accounting for Variability and Uncertainty in Signal and Power Integrity Modeling

Accounting for Variability and Uncertainty in Signal and Power Integrity Modeling Accounting for Variability and Uncertainty in Signal and Power Integrity Modeling Andreas Cangellaris& Prasad Sumant Electromagnetics Lab, ECE Department University of Illinois Acknowledgments Dr. Hong

More information

Broadband Electromagnetic and Stochastic Modelling and Signal Analysis of Multiconductor Interconnections

Broadband Electromagnetic and Stochastic Modelling and Signal Analysis of Multiconductor Interconnections Broadband Electromagnetic and Stochastic Modelling and Signal Analysis of Multiconductor Interconnections Electrical & Computer Engineering University of Toronto Distinguished Lecture Series 2017-2018

More information

Fast Numerical Methods for Stochastic Computations

Fast Numerical Methods for Stochastic Computations Fast AreviewbyDongbinXiu May 16 th,2013 Outline Motivation 1 Motivation 2 3 4 5 Example: Burgers Equation Let us consider the Burger s equation: u t + uu x = νu xx, x [ 1, 1] u( 1) =1 u(1) = 1 Example:

More information

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices Combined FDTD/Macromodel Simulation of Interconnected Digital Devices S. Grivet-Talocia, I. S. Stievano, I. A. Maio, F. G. Canavero Dip. Elettronica, Politecnico di Torino, Torino, Italy (E-mail: grivet@polito.it)

More information

Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction

Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction Paolo Maffezzoni, Senior Member, IEEE, Zheng Zhang, Member, IEEE, Salvatore Levantino, Member, IEEE, and Luca

More information

Spectral Representation of Random Processes

Spectral Representation of Random Processes Spectral Representation of Random Processes Example: Represent u(t,x,q) by! u K (t, x, Q) = u k (t, x) k(q) where k(q) are orthogonal polynomials. Single Random Variable:! Let k (Q) be orthogonal with

More information

An ME-PC Enhanced HDMR Method for Efficient Statistical Analysis of Multiconductor Transmission Line Networks

An ME-PC Enhanced HDMR Method for Efficient Statistical Analysis of Multiconductor Transmission Line Networks An ME-PC Enhanced HDMR Method for Efficient Statistical Analysis of Multiconductor Transmission Line Networks Item Type Article Authors Yucel, Abdulkadir C.; Bagci, Hakan; Michielssen, Eric Citation An

More information

Enforcement Passivity. Frequency Data. Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li. Asian IBIS Summit, Taipei, Taiwan November 12, 2010

Enforcement Passivity. Frequency Data. Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li. Asian IBIS Summit, Taipei, Taiwan November 12, 2010 Enforcement Passivity of S-parameter S Sampled Frequency Data Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li Asian IBIS Summit, Taipei, Taiwan November 12, 2010 Agenda Causality and passivity

More information

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYEMS, VOL. XX, NO. XX, XX 3 Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 13, 2017 Variation; I/O Circuits, Inductive Noise Lecture Outline! Design Quality " Variation! Packaging! Variation and Testing!

More information

DISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION MAY 09, 2015, TURIN, ITALY

DISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION MAY 09, 2015, TURIN, ITALY DISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION IEEE Workshop on Signal and Power Integrity (SPI) MAY 09, 2015, TURIN, ITALY WAEL DGHAIS AND F. H. BELLAMINE waeldghais@ua.pt/wael.dghais@hotmail.co.uk

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive

More information

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Design for Manufacturability and Power Estimation. Physical issues verification (DSM) Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity

More information

Time Domain Modeling of Lossy Interconnects

Time Domain Modeling of Lossy Interconnects IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 24, NO. 2, MAY 2001 191 Time Domain Modeling of Lossy Interconnects Christer Svensson, Member, IEEE, and Gregory E. Dermer Abstract A new model for dielectric

More information

Review of Polynomial Chaos-Based Methods for Uncertainty Quantification in Modern Integrated Circuits. and Domenico Spina

Review of Polynomial Chaos-Based Methods for Uncertainty Quantification in Modern Integrated Circuits. and Domenico Spina electronics Review Review of Polynomial Chaos-Based Methods for Uncertainty Quantification in Modern Integrated Circuits Arun Kaintura *, Tom Dhaene ID and Domenico Spina IDLab, Department of Information

More information

Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model

Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model Yang Shang 1, Chun Zhang 1, Hao Yu 1, Chuan Seng Tan 1, Xin Zhao 2, Sung Kyu Lim 2 1 School of Electrical

More information

Uncertainty Propagation and Global Sensitivity Analysis in Hybrid Simulation using Polynomial Chaos Expansion

Uncertainty Propagation and Global Sensitivity Analysis in Hybrid Simulation using Polynomial Chaos Expansion Uncertainty Propagation and Global Sensitivity Analysis in Hybrid Simulation using Polynomial Chaos Expansion EU-US-Asia workshop on hybrid testing Ispra, 5-6 October 2015 G. Abbiati, S. Marelli, O.S.

More information

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYEMS, VOL. XX, NO. XX, XX 3 Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial

More information

Computation of Integrated Circuit Interconnect Capacitances

Computation of Integrated Circuit Interconnect Capacitances F. Straker, s. Selberherr Abteilung flir Physikalische Elektronik Institut f Ur allgemeine Elektrotechnik und Elektronik Technische Universitat WIEN GuBhausstraBe 27, 1040 WIEN, AUSTRIA Computation of

More information

Efficient Numerical Modeling of Random Rough Surface Effects in Interconnect Internal Impedance Extraction

Efficient Numerical Modeling of Random Rough Surface Effects in Interconnect Internal Impedance Extraction Efficient Numerical Modeling of Random Rough Surface Effects in Interconnect Internal Impedance Extraction CHEN Quan & WONG Ngai Department of Electrical & Electronic Engineering The University of Hong

More information

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY 2006 1273 Statistical Interconnect Metrics for Physical-Design Optimization Kanak Agarwal, Member, IEEE,

More information

Uncertainty Quantification in MEMS

Uncertainty Quantification in MEMS Uncertainty Quantification in MEMS N. Agarwal and N. R. Aluru Department of Mechanical Science and Engineering for Advanced Science and Technology Introduction Capacitive RF MEMS switch Comb drive Various

More information

3-D INTEGRATED circuits (3-D ICs) have regained the

3-D INTEGRATED circuits (3-D ICs) have regained the 1734 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 32, NO. 11, NOVEMBER 2013 Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical

More information

Hyperbolic Polynomial Chaos Expansion (HPCE) and its Application to Statistical Analysis of Nonlinear Circuits

Hyperbolic Polynomial Chaos Expansion (HPCE) and its Application to Statistical Analysis of Nonlinear Circuits Hyperbolic Polynomial Chaos Expansion HPCE and its Application to Statistical Analysis of Nonlinear Circuits Majid Ahadi, Aditi Krishna Prasad, Sourajeet Roy High Speed System Simulations Laboratory Department

More information

SENSITIVITY ANALYSIS IN NUMERICAL SIMULATION OF MULTIPHASE FLOW FOR CO 2 STORAGE IN SALINE AQUIFERS USING THE PROBABILISTIC COLLOCATION APPROACH

SENSITIVITY ANALYSIS IN NUMERICAL SIMULATION OF MULTIPHASE FLOW FOR CO 2 STORAGE IN SALINE AQUIFERS USING THE PROBABILISTIC COLLOCATION APPROACH XIX International Conference on Water Resources CMWR 2012 University of Illinois at Urbana-Champaign June 17-22,2012 SENSITIVITY ANALYSIS IN NUMERICAL SIMULATION OF MULTIPHASE FLOW FOR CO 2 STORAGE IN

More information

Politecnico di Torino. Porto Institutional Repository

Politecnico di Torino. Porto Institutional Repository Politecnico di Torino Porto Institutional Repository [Doctoral thesis] Worst-Case Analysis of Electrical and Electronic Equipment via Affine Arithmetic Original Citation: Tongyu Ding (2015). Arithmetic.

More information

Role of Computer Experiment

Role of Computer Experiment Role of Computer Experiment Experimental World Computer Experiment Theoretical World Accumulation of factual information Checks and stimuli Ordering of factual information into logically coherent patterns

More information

Steps in Uncertainty Quantification

Steps in Uncertainty Quantification Steps in Uncertainty Quantification Challenge: How do we do uncertainty quantification for computationally expensive models? Example: We have a computational budget of 5 model evaluations. Bayesian inference

More information

Introduction to Uncertainty Quantification in Computational Science Handout #3

Introduction to Uncertainty Quantification in Computational Science Handout #3 Introduction to Uncertainty Quantification in Computational Science Handout #3 Gianluca Iaccarino Department of Mechanical Engineering Stanford University June 29 - July 1, 2009 Scuola di Dottorato di

More information

Variation-Aware Interconnect Extraction using Statistical Moment Preserving Model Order Reduction

Variation-Aware Interconnect Extraction using Statistical Moment Preserving Model Order Reduction Variation-Aware Interconnect Extraction using Statistical Moment Preserving Model Order Reduction The MIT Faculty has made this article openly available. Please share how this access benefits you. Your

More information

The Wire EE141. Microelettronica

The Wire EE141. Microelettronica The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect

More information

Statistical approach in complex circuits by a wavelet based Thevenin s theorem

Statistical approach in complex circuits by a wavelet based Thevenin s theorem Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 185 Statistical approach in complex circuits by a wavelet based Thevenin s theorem

More information

Process-variation-aware electromagnetic-semiconductor coupled simulation

Process-variation-aware electromagnetic-semiconductor coupled simulation Title Process-variation-aware electromagnetic-semiconductor coupled simulation Author(s) Xu, Y; Chen, Q; Jiang, L; Wong, N Citation The 2011 IEEE International Symposium on Circuits and Systems (ISCAS),

More information

Algorithms for Uncertainty Quantification

Algorithms for Uncertainty Quantification Algorithms for Uncertainty Quantification Lecture 9: Sensitivity Analysis ST 2018 Tobias Neckel Scientific Computing in Computer Science TUM Repetition of Previous Lecture Sparse grids in Uncertainty Quantification

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

BLACK-BOX MODELING OF DIGITAL DEVICES

BLACK-BOX MODELING OF DIGITAL DEVICES BLACK-BOX MODELING OF DIGITAL DEVICES I. S. Stievanol, I. A. Maiol and F. G. Canaveral Abstract The design for signal integrity and electromagnetic compatibility of modern fast electronic circuits heavily

More information

IEEE TRANSACTIONS ON ADVANCED PACKAGING 1

IEEE TRANSACTIONS ON ADVANCED PACKAGING 1 IEEE TRANSACTIONS ON ADVANCED PACKAGING 1 Stability, Causality, and Passivity in Electrical Interconnect Models Piero Triverio, Student Member, IEEE, Stefano Grivet-Talocia, Senior Member, IEEE, Michel

More information

Microwave Engineering 3e Author - D. Pozar

Microwave Engineering 3e Author - D. Pozar Microwave Engineering 3e Author - D. Pozar Sections 3.6 3.8 Presented by Alex Higgins 1 Outline Section 3.6 Surface Waves on a Grounded Dielectric Slab Section 3.7 Stripline Section 3.8 Microstrip An Investigation

More information

Simulating with uncertainty : the rough surface scattering problem

Simulating with uncertainty : the rough surface scattering problem Simulating with uncertainty : the rough surface scattering problem Uday Khankhoje Assistant Professor, Electrical Engineering Indian Institute of Technology Madras Uday Khankhoje (EE, IITM) Simulating

More information

EFFICIENT SHAPE OPTIMIZATION USING POLYNOMIAL CHAOS EXPANSION AND LOCAL SENSITIVITIES

EFFICIENT SHAPE OPTIMIZATION USING POLYNOMIAL CHAOS EXPANSION AND LOCAL SENSITIVITIES 9 th ASCE Specialty Conference on Probabilistic Mechanics and Structural Reliability EFFICIENT SHAPE OPTIMIZATION USING POLYNOMIAL CHAOS EXPANSION AND LOCAL SENSITIVITIES Nam H. Kim and Haoyu Wang University

More information

Reduced-Order Models of Finite Element Approximations of Electromagnetic Devices Exhibiting Statistical Variability

Reduced-Order Models of Finite Element Approximations of Electromagnetic Devices Exhibiting Statistical Variability IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 60, NO. 1, JANUARY 2012 301 Reduced-Order Models of Finite Element Approximations of Electromagnetic Devices Exhibiting Statistical Variability Prasad

More information

Improving Power Delivery Networks (PDNs) Using Polyimide-based Thin Laminates

Improving Power Delivery Networks (PDNs) Using Polyimide-based Thin Laminates Improving Power Delivery Networks (PDNs) Using Polyimide-based Thin Laminates 2017. 7. 19. 1 Contents 1. Embedded passives technology 2. Thin laminates: material choices and applications 3. Buried capacitance

More information

8 STOCHASTIC SIMULATION

8 STOCHASTIC SIMULATION 8 STOCHASTIC SIMULATIO 59 8 STOCHASTIC SIMULATIO Whereas in optimization we seek a set of parameters x to minimize a cost, or to maximize a reward function J( x), here we pose a related but different question.

More information

ASME 2013 IDETC/CIE 2013 Paper number: DETC A DESIGN ORIENTED RELIABILITY METHODOLOGY FOR FATIGUE LIFE UNDER STOCHASTIC LOADINGS

ASME 2013 IDETC/CIE 2013 Paper number: DETC A DESIGN ORIENTED RELIABILITY METHODOLOGY FOR FATIGUE LIFE UNDER STOCHASTIC LOADINGS ASME 2013 IDETC/CIE 2013 Paper number: DETC2013-12033 A DESIGN ORIENTED RELIABILITY METHODOLOGY FOR FATIGUE LIFE UNDER STOCHASTIC LOADINGS Zhen Hu, Xiaoping Du Department of Mechanical & Aerospace Engineering

More information

Transmission Lines. Author: Michael Leddige

Transmission Lines. Author: Michael Leddige Transmission Lines Author: Michael Leddige 1 Contents PCB Transmission line structures Equivalent Circuits and Key Parameters Lossless Transmission Line Analysis Driving Reflections Systems Reactive Elements

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis

EE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-

More information

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines Don Estreich Salazar 21C Adjunct Professor Engineering Science October 212 https://www.iol.unh.edu/services/testing/sas/tools.php 1 Outline of

More information

B. H. Jung Department of Information and Communication Engineering Hoseo University Asan, Chungnam , Korea

B. H. Jung Department of Information and Communication Engineering Hoseo University Asan, Chungnam , Korea Progress In Electromagnetics Research, PIER 77, 111 120, 2007 ANALYSIS OF TRANSIENT ELECTROMAGNETIC SCATTERING WITH PLANE WAVE INCIDENCE USING MOD-FDM B. H. Jung Department of Information and Communication

More information

Efficient Analysis of Geometrical Uncertainty in the FDTD Method Using Polynomial Chaos With Application to Microwave Circuits

Efficient Analysis of Geometrical Uncertainty in the FDTD Method Using Polynomial Chaos With Application to Microwave Circuits IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 61, NO. 12, DECEMBER 2013 4293 Efficient Analysis of Geometrical Uncertainty in the FDTD Method Using Polynomial Chaos With Application to Microwave

More information

EE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires

EE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires EE141-Spring 2008 Digital Integrated Circuits Lecture 24: Wires 1 Announcements Hw 8 posted last graded homework Project phase II feedback to be expected anytime 2 Material Last Lecture: Wire capacitance

More information

Sequential Importance Sampling for Rare Event Estimation with Computer Experiments

Sequential Importance Sampling for Rare Event Estimation with Computer Experiments Sequential Importance Sampling for Rare Event Estimation with Computer Experiments Brian Williams and Rick Picard LA-UR-12-22467 Statistical Sciences Group, Los Alamos National Laboratory Abstract Importance

More information

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on

More information

CS 450 Numerical Analysis. Chapter 8: Numerical Integration and Differentiation

CS 450 Numerical Analysis. Chapter 8: Numerical Integration and Differentiation Lecture slides based on the textbook Scientific Computing: An Introductory Survey by Michael T. Heath, copyright c 2018 by the Society for Industrial and Applied Mathematics. http://www.siam.org/books/cl80

More information

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Frank Y. Yuan Viewlogic Systems Group, Inc. 385 Del Norte Road

More information

Electrical Characterization of 3D Through-Silicon-Vias

Electrical Characterization of 3D Through-Silicon-Vias Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:

More information

Safety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design

Safety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design Safety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design Haoyu Wang * and Nam H. Kim University of Florida, Gainesville, FL 32611 Yoon-Jun Kim Caterpillar Inc., Peoria, IL 61656

More information

The Linear-Feedback Shift Register

The Linear-Feedback Shift Register EECS 141 S02 Timing Project 2: A Random Number Generator R R R S 0 S 1 S 2 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 The Linear-Feedback Shift Register 1 Project Goal Design a 4-bit LFSR SPEED, SPEED,

More information

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large

More information

Lecture Note 3: Interpolation and Polynomial Approximation. Xiaoqun Zhang Shanghai Jiao Tong University

Lecture Note 3: Interpolation and Polynomial Approximation. Xiaoqun Zhang Shanghai Jiao Tong University Lecture Note 3: Interpolation and Polynomial Approximation Xiaoqun Zhang Shanghai Jiao Tong University Last updated: October 10, 2015 2 Contents 1.1 Introduction................................ 3 1.1.1

More information

Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.

Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. 1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change

More information

Applied Numerical Analysis Quiz #2

Applied Numerical Analysis Quiz #2 Applied Numerical Analysis Quiz #2 Modules 3 and 4 Name: Student number: DO NOT OPEN UNTIL ASKED Instructions: Make sure you have a machine-readable answer form. Write your name and student number in the

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

EECS 151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: Nick Weaver & John Wawrzynek. Lecture 12 EE141

EECS 151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: Nick Weaver & John Wawrzynek. Lecture 12 EE141 EECS 151/251A Spring 2018 Digital Design and Integrated Circuits Instructors: Nick Weaver & John Wawrzynek Lecture 12 1 Wire Models All-inclusive model Capacitance-only 2 Capacitance Capacitance: The Parallel

More information

Itanium TM Processor Clock Design

Itanium TM Processor Clock Design Itanium TM Processor Design Utpal Desai 1, Simon Tam, Robert Kim, Ji Zhang, Stefan Rusu Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA 95052 ABSTRACT The Itanium processor

More information

SINCE the early 1990s, static-timing analysis (STA) has

SINCE the early 1990s, static-timing analysis (STA) has IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 4, APRIL 2008 589 Keynote Paper Statistical Timing Analysis: From Basic Principles to State of the Art David

More information

Dimension-adaptive sparse grid for industrial applications using Sobol variances

Dimension-adaptive sparse grid for industrial applications using Sobol variances Master of Science Thesis Dimension-adaptive sparse grid for industrial applications using Sobol variances Heavy gas flow over a barrier March 11, 2015 Ad Dimension-adaptive sparse grid for industrial

More information

Slow Growth for Gauss Legendre Sparse Grids

Slow Growth for Gauss Legendre Sparse Grids Slow Growth for Gauss Legendre Sparse Grids John Burkardt, Clayton Webster April 4, 2014 Abstract A sparse grid for multidimensional quadrature can be constructed from products of 1D rules. For multidimensional

More information

SCSI Connector and Cable Modeling from TDR Measurements

SCSI Connector and Cable Modeling from TDR Measurements SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Outline

More information

Performance Comparison of the SGM and the SCM in EMC Simulation

Performance Comparison of the SGM and the SCM in EMC Simulation IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. XX, NO. X, MONTH 201X 1 Performance Comparison of the SGM and the SCM in EMC Simulation Jinjun Bai, Gang Zhang, Di Wang, Alistair Duffy, Fellow,

More information

EE141-Spring 2007 Digital Integrated Circuits. Administrative Stuff. Last Lecture. Wires. Interconnect Impact on Chip. The Wire

EE141-Spring 2007 Digital Integrated Circuits. Administrative Stuff. Last Lecture. Wires. Interconnect Impact on Chip. The Wire EE141-Spring 2007 Digital Integrated Circuits ecture 10 Administrative Stuff No ab this week Midterm 1 on Tu! HW5 to be posted by next Friday Due Fr. March 2 5pm Introduction to wires 1 2 ast ecture ast

More information

ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS

ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-89 www.metrology.pg.gda.pl ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS Marek Zieliński, Marcin Kowalski, Robert Frankowski, Dariusz

More information

OPTIMAL DESIGN INPUTS FOR EXPERIMENTAL CHAPTER 17. Organization of chapter in ISSO. Background. Linear models

OPTIMAL DESIGN INPUTS FOR EXPERIMENTAL CHAPTER 17. Organization of chapter in ISSO. Background. Linear models CHAPTER 17 Slides for Introduction to Stochastic Search and Optimization (ISSO)by J. C. Spall OPTIMAL DESIGN FOR EXPERIMENTAL INPUTS Organization of chapter in ISSO Background Motivation Finite sample

More information

Beyond Wiener Askey Expansions: Handling Arbitrary PDFs

Beyond Wiener Askey Expansions: Handling Arbitrary PDFs Journal of Scientific Computing, Vol. 27, Nos. 1 3, June 2006 ( 2005) DOI: 10.1007/s10915-005-9038-8 Beyond Wiener Askey Expansions: Handling Arbitrary PDFs Xiaoliang Wan 1 and George Em Karniadakis 1

More information

A Polynomial Chaos Approach to Robust Multiobjective Optimization

A Polynomial Chaos Approach to Robust Multiobjective Optimization A Polynomial Chaos Approach to Robust Multiobjective Optimization Silvia Poles 1, Alberto Lovison 2 1 EnginSoft S.p.A., Optimization Consulting Via Giambellino, 7 35129 Padova, Italy s.poles@enginsoft.it

More information

Performance Evaluation of Generalized Polynomial Chaos

Performance Evaluation of Generalized Polynomial Chaos Performance Evaluation of Generalized Polynomial Chaos Dongbin Xiu, Didier Lucor, C.-H. Su, and George Em Karniadakis 1 Division of Applied Mathematics, Brown University, Providence, RI 02912, USA, gk@dam.brown.edu

More information

Analytical Non-Linear Uncertainty Propagation: Theory And Implementation

Analytical Non-Linear Uncertainty Propagation: Theory And Implementation Analytical Non-Linear Uncertainty Propagation: Theory And Implementation Kohei Fujimoto 1), Daniel J. Scheeres 2), and K. Terry Alfriend 1) May 13, 2013 1) Texas A&M University 2) The University of Colorado

More information

A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial CAD Tool Implementation

A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial CAD Tool Implementation IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 4, AUGUST 2003 1129 A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial

More information

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis M. Jagadesh Kumar and C. Linga Reddy, "A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis", IEEE Trans. on Electron Devices, Vol.50, pp.1690-1693,

More information

4. Numerical Quadrature. Where analytical abilities end... continued

4. Numerical Quadrature. Where analytical abilities end... continued 4. Numerical Quadrature Where analytical abilities end... continued Where analytical abilities end... continued, November 30, 22 1 4.3. Extrapolation Increasing the Order Using Linear Combinations Once

More information

Application of Optimization Methods and Edge AI

Application of Optimization Methods and Edge AI and Hai-Liang Zhao hliangzhao97@gmail.com November 17, 2018 This slide can be downloaded at Link. Outline 1 How to Design Novel Models with Methods Embedded Naturally? Outline 1 How to Design Novel Models

More information

Jim Lambers MAT 460/560 Fall Semester Practice Final Exam

Jim Lambers MAT 460/560 Fall Semester Practice Final Exam Jim Lambers MAT 460/560 Fall Semester 2009-10 Practice Final Exam 1. Let f(x) = sin 2x + cos 2x. (a) Write down the 2nd Taylor polynomial P 2 (x) of f(x) centered around x 0 = 0. (b) Write down the corresponding

More information

NONUNIFORM multiconductor transmission

NONUNIFORM multiconductor transmission 1 Nonuniform Multiconductor Transmission Line Analysis by a Two-Step Perturbation Technique Mykola Chernobryvko, Daniël De Zutter, Fellow, IEEE and Dries Vande Ginste, Senior Member, IEEE. Abstract A two-step

More information

Polynomial chaos expansions for structural reliability analysis

Polynomial chaos expansions for structural reliability analysis DEPARTMENT OF CIVIL, ENVIRONMENTAL AND GEOMATIC ENGINEERING CHAIR OF RISK, SAFETY & UNCERTAINTY QUANTIFICATION Polynomial chaos expansions for structural reliability analysis B. Sudret & S. Marelli Incl.

More information

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies Zhangcai Huang, Hong Yu, Atsushi Kurokawa and Yasuaki Inoue Graduate School of Information, Production and Systems, Waseda University,

More information

Extension of the Sparse Grid Quadrature Filter

Extension of the Sparse Grid Quadrature Filter Extension of the Sparse Grid Quadrature Filter Yang Cheng Mississippi State University Mississippi State, MS 39762 Email: cheng@ae.msstate.edu Yang Tian Harbin Institute of Technology Harbin, Heilongjiang

More information

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Fast Switching Speed: 5.2ns max. Ultra Low Quiescent Power (0.2µA typical) Ideally suited for notebook applications Pin compatible

More information

SOLVING POWER AND OPTIMAL POWER FLOW PROBLEMS IN THE PRESENCE OF UNCERTAINTY BY AFFINE ARITHMETIC

SOLVING POWER AND OPTIMAL POWER FLOW PROBLEMS IN THE PRESENCE OF UNCERTAINTY BY AFFINE ARITHMETIC SOLVING POWER AND OPTIMAL POWER FLOW PROBLEMS IN THE PRESENCE OF UNCERTAINTY BY AFFINE ARITHMETIC Alfredo Vaccaro RTSI 2015 - September 16-18, 2015, Torino, Italy RESEARCH MOTIVATIONS Power Flow (PF) and

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

Numerical Mathematics

Numerical Mathematics Alfio Quarteroni Riccardo Sacco Fausto Saleri Numerical Mathematics Second Edition With 135 Figures and 45 Tables 421 Springer Contents Part I Getting Started 1 Foundations of Matrix Analysis 3 1.1 Vector

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: pecial Topics in High-peed Links Circuits and ystems pring 01 Lecture 3: Time-Domain Reflectometry & -Parameter Channel Models am Palermo Analog & Mixed-ignal Center Texas A&M University Announcements

More information

However, reliability analysis is not limited to calculation of the probability of failure.

However, reliability analysis is not limited to calculation of the probability of failure. Probabilistic Analysis probabilistic analysis methods, including the first and second-order reliability methods, Monte Carlo simulation, Importance sampling, Latin Hypercube sampling, and stochastic expansions

More information

A New Approach for Computation of Timing Jitter in Phase Locked Loops

A New Approach for Computation of Timing Jitter in Phase Locked Loops A New Approach for Computation of Timing Jitter in Phase ocked oops M M. Gourary (1), S. G. Rusakov (1), S.. Ulyanov (1), M.M. Zharov (1),.. Gullapalli (2), and B. J. Mulvaney (2) (1) IPPM, Russian Academy

More information

Interconnect s Role in Deep Submicron. Second class to first class

Interconnect s Role in Deep Submicron. Second class to first class Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay

More information

. Frobenius-Perron Operator ACC Workshop on Uncertainty Analysis & Estimation. Raktim Bhattacharya

. Frobenius-Perron Operator ACC Workshop on Uncertainty Analysis & Estimation. Raktim Bhattacharya .. Frobenius-Perron Operator 2014 ACC Workshop on Uncertainty Analysis & Estimation Raktim Bhattacharya Laboratory For Uncertainty Quantification Aerospace Engineering, Texas A&M University. uq.tamu.edu

More information

STATISTICAL analog-to-digital converters (ADCs) refer

STATISTICAL analog-to-digital converters (ADCs) refer 538 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 6, JUNE 2015 Statistical ADC Enhanced by Pipelining and Subranging Sen Tao, Student Member, IEEE, Emmanuel Abbe, Member, IEEE,

More information

Multilevel stochastic collocations with dimensionality reduction

Multilevel stochastic collocations with dimensionality reduction Multilevel stochastic collocations with dimensionality reduction Ionut Farcas TUM, Chair of Scientific Computing in Computer Science (I5) 27.01.2017 Outline 1 Motivation 2 Theoretical background Uncertainty

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission

More information

Polynomial-Chaos Uncertainty Modeling in Eddy-Current Inspection of Cracks

Polynomial-Chaos Uncertainty Modeling in Eddy-Current Inspection of Cracks Polynomial-Chaos ncertainty Modeling in Eddy-Current Inspection of Cracks Τ. Τ. Zygiridis *, A. E. Kyrgiazoglou, T. P. Theodoulidis. Department of Informatics and Telecommunications Engineering, niversity

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information