Lecture 47 Switch Mode Converter Transfer Functions: Tvd(s) and Tvg(s) A. Guesstimating Roots of Complex Polynomials( this section is optional)
|
|
- Clarissa Maxwell
- 6 years ago
- Views:
Transcription
1 Lecture 47 Switch Mode Converter Transfer Functions: T vd (s) and T vg (s) A. Guesstimating Roots of Complex Polynomials( this section is optional). Quick Insight n=. n th order case. Cuk example 4. Forth Order Filter Problem 8.9 B. Buck Boost T vd (s) and T vg (s) Analysis. Circuit Model. Loop Equations. T vg (s) in standard form : Two poles 4. T vd (s) in standard form : RHP Zero and two poles 5. Specific Buck-Boost Design a. DC conditions : CCM b. AC Bode plots : CCM C. Right Half Plane Zeros. Transient Response. Origin of RH plane Zero in differing delays. T(s) of a single Zero insight 4. Phase Margin Limitations with RH Plane Zero
2 Lecture 47 Switch Mode Converter Transfer Functions: T vd (s) and T vg (s) A. Guesstimating Roots of Complex Polynomials : P(s). Quick Insight OK approximation only if Why bother? Left Side Roots hard to guess a s + a s+ = (+ a s)(+ a a s) a a = + s[a + a a ] + a s << a Right Side Roots are easy to guess s = - a s = - a a low f root coeff. if a is big high f root if a is big This is the Widely separated root approximation: X X s = /a Means s = a /a This is valid if a /a << a Can we generalize this to higher order polynomials? Can we avoid root finder programs? It s really academic as root finders are widely available on calculators.. n th order case a. ideal case for approximation R(s) = + a s + a s + a n s n All a s are real
3 Form is arbitrary but USEFUL Beat/Cajole/Force into standard form R(s) = ( + t s)(+t s)...(+t n s) easy to see by expanding out all the factors. t s or time constants are either real or complex a = t + t +... t n a = τ( τ + τ +... τ n) + τ ( τ + τ 4... τ n) a = ττ ( τ + τ τ n) + τ τ ( τ 4 + τ τ n)... a n = t t t...t n easy to see by expanding out factors. We ask under what conditions can solutions be easily approximated? We can use above for approximating roots if the roots are real and well seperated. Then only the first term of each equation is dominant. t > t > t >...> t n This is a big if and the goal is to be clever in choosing the t s in descending order when one does the factoring by hand of polynomials. Few cases are ideal. If successful, a = t t = a a = t t t = a /a }Works for simple second order insight case a = t t t t = a /a... a n = t t t n ---- t n =a n /a n- In summary this assumes no inequalities are violated. if a > a a > a a «...«a n and if an- the P(s) = + a s + a s +... a n s N
4 4 P(s) must be in this standard form then the polynomial can be approximately factored by : P(s) = (+ a s) (+ a a s) (+ a a s) lowest f second f third highest f pole pole pole b. What if one inequality is not met a ideal: P(s) = ( + a s)( + a s)... (+ a n n- s) a a a a a... an an- Non-ideal case where one inequality is not satisfied we leave the corresponding roots in quadratic form: ak ak+ / / ak- ak P(s) = (+ a s)(+ a ak s).. + s + a k+ s a ak- ak-... (+ a n ) an- The quadratic equation below + a k s + a k+ s ak- ak- we solve as a usual quadratic }Valid only for this pair of roots only }a k > a k- * a k+ When several inequalities are violated then we must use cubic or higher order roots and often the roots are close in value.
5 5 c. Cubic Polynomial: In general for a cubic polynomial this may occur two ways + a s + a s + a s. First and Second Close Roots Case First guess (+ a s)(+ a a s)(+ a a s) ---X X X s s s close pair isolated root (+ a s)(+ a a s) solution not valid (+ a a s) still valid approximation Use: ( + a s+a s ) s = - a a to solve for unknown s and s just solve quadratic quadratic validity (+ a s)(+ a a s) + (a + a a ) s + a s k = a > a a Summary: a k > a k- a k+ _ a > a oa a > a + a s + a s + a a s s and s s. Second and Third Roots Close Case ---X X------X s s s
6 6 Original equation + a s + a s + a s (+a s) (+ a a s) (+ a a s) Isolated root Invalid First guess valid approximation Close roots Not valid (+ a a s)(+ a a s) Use: + ( a a ) s + (a a ) s + ( a a + a a ) s + a a s Use this quadratic to solve for s and s only if provided a a a k > a k- a k+ a a a > a a k = Summary: a > a a ( + a s) + a a s + a a s s = - /a yields s and s. Cubic Polynomial Case for CuK CuK converter with D, D left out for simplicity Go G(s) = + s( L + L R ) + s L C+ s L L C R a a a How to factor D(s) depends on circuit values. We want (but not always valid) D(s) = (+ a s)(+ a a s)(+ a a s)
7 T(s) = + s( L + L R 7 ) + s RC L L L + s L R a. a > a > a ideal case of well separated roots a a If L is chosen >> L the approximate factorization is OK because: L R > RC > L for the ideal case of well separated roots R + s L [ ] R + s RC + s L R easy to get roots from circuit a elements. Consider D(s) = ( + a s) ( + a s) (+ a a s) Whereas if no approximations are made: + s( L + L RCL ) + s + s L R L + L R a a What if you find the second inequality is violated a / a a due to component choices! L + L L» RC R L + L but not L / / R This will require a different approach. b. Second and Third Terms Roots Close Then for easy root solving we break T(s) into two terms: one with a single real root and the second with two possibly complex roots. Still valid Use this Quadratic + s( L + L R ) + src L L L + s C* L L
8 Again this is valid only if both L >> L and L /R >RC + s L [ ] R + src+ s CL If also we find low Q for the quadratic then we get two well separated roots from the quadratic term as well c. First and Second Terms Have Close Roots This is a case when the first inequality is violated. L + L RC L L / / R L + L R The inequalities are the same as L >L and RC> L /R. It is no longer required that L /R >>RC Return to Quadratic (+ s L R ) form for first and second roots s and s. We still have a valid approx. for s = - a /a =L /R and the quadratic is simply (+ s( L + L R ) + s L C) = (+s L /R +s L C) Solve this quadratic for s and s 8 4. Fourth Order Polynomial from a two section L-C Filter Erickson Pbm a. Two Section L-C Filter A two-section L-C filter has the following transfer function: G(s) = + s L + L + L L C s ( L (C + C )) + s + s 4 (ll CC ) R R The element values are: R 50 mw C 680 mf C 4.7 mf
9 9 L 500 mh L 50 mh G(s) = + s L + L + L L C s 4(C + C ) + L C + s + 4 s L L C C R R a a a a 4 [ ] ( ) R = 50 mw L = 500 mh C = 680 mf L = 50 mh C = 4.7 mf (a) Factor G(s) into approx. real and quadratic poles. Compute a a a a 4 and t t t t 4 a = 0.0 t = a = 0.0 a = 4.6 x 0-9 t = a a a.5 x 0-6 Non ideal sequence a = 40 x 0 - t = = 99.4 x 0-6 we must use a a quadratic to solve s, s a 4 = 80 x 0-8 t 4 = a4 a = 5. x 0-9 a a Check: a >> but a a is not > a a a a >> a >> aa4 a4 Valid to break out one quadratic a a (=) x x0 5.x0 G(s) = ( + a s)( + a a s + a s )( + a 4 s) a a
10 s s ( + )( + Qw + s w ) + ( + s w ) wo Compare coefficients, we get w o = o 0.0 = 90.9 rad/ s f = 4.47 Hz w = a a Q w = a a w = a a4 0 = rad/ s f = 905.Hz Q = 5.65db = 4559 rad/ s f = 677.KHz Justification: Actual exp. G(s) = a o + as+ as + as + a4 s A o A A A A 4 Approx. exp. G(s) = + ( a a + a + a 4 a ) s+ ( a +a + a a 4 a a ) s + (a + a 4 a + a 4 a a s ) 4 A o A A A A 4 Numerical values: Pole Finder Actual Factoring Approx. A o A. x x 0 - A.4 x x 0-7 A.4 x x 0-0 A x x 0-7
11 G 0db fo f f f 0 fo f f f /G We wish to reduce Q from 5.65 db to db without changing break frequencies. Is this possible? (c) Now Q = a From, = a Qw, a a = _ w = a w a a Q = a = a a but C >> C a a a L >> L approx. a L R a L C L a L C R a 4 L L C C
12 L LLC Then Q = R R = L LC R C w o = = R a L a w = = a L C a w = = a4 RC So Q depends only on R, L, C. Let s change L and C. Can t change R as it changes w o R = 50 mw, Q = L = 0.0 C and C = 0 w = =.76mF L = 0.0 C = 7.58 mh Check: w = a L + L = a LLC = rad/ s f = 905. Hz same B. Buck-Boost T vd (s) and T vg (s) Analysis This is the crucial material for this lecture as part A can be replaced by using a root solver on a basic calculator.. Equivalent ac Small Signal model The Buck-Boost small signal circuit model was developed earlier.
13 vg(t) ig I d. :D. i(t) L (Vg-V)d(t). D':. I d C v(t) R The buck-boost small signal equations follow. We aim to develop these equations to yield two separate transfer functions as described below G vg and G vd : This is our goal to extract these two functions for the buck-boost from the equivalent circuit. Setting one input to zero will result in great simplifications to the loop equations of the full circuit.. Loop Equations: $ i (t) = D $ i(t) + I d(t) $ (for the first circuit loop on left above) g L d$ i dt = D v (t) + D v(t) + (v - v) d $ (middle circuit loop) g g
14 4 C dv = - D $ i - $v(t) dt R + I$ d(t) (output loop) Next do the Laplace transform for the small signal output voltage. $v(s) G vd (s) d(s) $ + G vg (s) $v g(s) $v(s) $v(s) $d(s) vg $ (s)=0 v$ g (s) d(s)=0 $ Simple but tedious algebra leads to: Or in the form, that we will use later, after putting DC analysis in. Vg V sli $ $ DD' v $ g(s) v(s) = D' s L d(s) - R s LC D' s L R s LC yields T vd (s) T vd (s) = $v(s) $d(s) yields T vg (s) $v(s) T v g (s) = v (s) g
15 5. Line to Output Transfer Function In standard form, such that coefficients of s ο are unity, The line (mains) to output transfer function is: D T (s) ( D' ) vg = s L D' R s LC Pole location in the dynamic transfer + + D' function depend on the choice of DC operating point, D. L eff (D) L/(D ) = f(d, L, C, R). In standard quadratic pole pair form: go T vg (s) = T (constant low f gain) s + Qw + ( s with Q in db units o w ) o Identify like terms T go - D Buck-boost dc D w o Leff C = D The dynamic transfer function rollover LC frequency depends on the choice of DC operating point f(d ) Qw = L eff R o Q = D R c Note also that the second order Q also depends on L
16 6 the DC operating point chosen for the converter Q = f(d ) 4. Control to Output Transfer Function: T vd (s) $v(s) $d(s) $v g(s) = 0 T vd (s) = f(d, V g,v, I, L, C, R) All DC voltages/currents as well as D and component values of L and C effect the dynamic response. In standard form such that s o coefficients are unity: T vd(s) = Vg D' LI s V Vg V + s L + R s L C eff eff or in the standard form below, Poles of T vd (s) are the same as poles of T vg (s), but the zero is unique. It is a right half plane zero. We effect w z location by choice of all DC values for V g, V, I etc. w z (RHP ZERO) = D R/DL we will show below. Compare to standard. quadratic form: T do(constant low f gain)[- s/ w z] s + Qw + ( s = T VD (s) o w ) o It s easy to design the DC gain for Buck-Boost given V(out) and
17 the duty cycle. Vg V T do(dc) = D' Vg V = = D' DD' 7 V Recall for Buck-Boost DC conditions: V = - D g D and I = - V R D Be sure to note that I(DC) is in inner loop of the buck-boost circuit model on page. Then we find from the DC conditions the zero location: g w z = V - V LI = D R right-half plane D L Next we try to get more specific and quantitative. V = Specific Buck-Boost Design D = 0.6 R = 0 V g = 0V L = 60mH } f sw = C = 60mF a. We know DC operating conditions 0 = - 45V
18 I = - 45 =.5A in middle loop of model, on page. 0.4 We also find I out = - 4.5A in the outer loop of the page circuit. Recall that I(middle) = I out + I in? for CCM conditions b. AC values in std. transfer functions (using db for plots) for these DC conditions. First a T VG (s) having only poles is considered. G go = D D' =.5 or.5 in db units 8 o f o = w π = D' π LC = 400 Hz Q = D' R C L = 4 in normal units or in db units T vg(s) = - D =.5 =.5db D s + ()( f o) + ( s ) π π fo Q 400 Hz low resonance Q = D R C/ L = 4 = db Now for a T VD (s) having a right hand plane zero we have a new set of values. V G do = = 469 or 5.4 db D(D') f z = D' R = 6.6 khz πdl s T vd (s) = G do w z s s + + ( ) ()π f o π f o
19 In summary: Q in db 400 Hz 9 If L goes to small values(dcm) what happens to the zero location? In G vd (f) Phase Plots we will find Two poles cover 80 o over a frequency range, where now Q is in real units and not in db lower - Q + Q f = 0 f = 0 (400) = 00Hz upper o o /8 /8 f = 0 f = = 5Hz In G vd (f) Gain Plots we will find: We have a double pole at 400 Hz showing a resonant Q peak. Gvd Q effects the peaking Q = 4 or db The RHP zero will add amplitude above f z = 6.6 khz but will cause additional phase lag threatening stability if we use feedback. f
20 0 Below are plotted Gvd and Gvd Note carefully the unity gain line at 0 db. RH plane zero starts to contribute phase angle at 660 Hz and LIMITS phase margin at unity gain. Additional phase contribution starts at f z 660 Hz. The G vg amplitude and phase is much simpler as shown below. Here the f margin at unity gain is also small but not as bad as T vd.
21 C. Right Half Plane Zero Issues and Indicators of This The above two switch mode circuits have right-half plans zeros.. Transient Response Indicators of a RHP zero a. Typical of nd order poles Vo(final) Vg t versus b. Typical of (RH Plane/zero) d d Vo t Vo(initial) Vo(initial) Vo(final) This RH plane zero occurs for several PWM dc-dc converters boost buck-boost flyback It does not occur for buck converter. WHY?
22 . Origin of RH Plane Zero Differing time delays for D which changes V o immediately & i m which changes V o only slowly due to switching over several switch cycles, causing initial V o to fall for all converters with output driven by i m. We have therefore the case that: (i m ) stays the same over short t time periods but D and D change fast. D chnages instantaneously by the control circuit knob, this instantaneously lower D and thus V o goes down initially and only later increases when the effect of bigger D makes it to the output. * i Lm cannot change instantaneously * time interval d = -d can change instantaneously which is the duration i m is delivered to the output. This causes a phase lag and momentary drop in V o followed by subsequent increase in V o sudden change in d that builds up i m slowly. i L varies slowly i D duration changes instantaneously but i Lm does not V o then id(t) <id(t)>ts il(t) t d=0.4 d=0.6 t v(t) d=0.4 d=0.6 t
23 . T(s) of a single right half plane zero insight Vo z V ~ (- s/ w )} A RHP zero acts as two parallel paths to V o d uin(s) + - uout(s) s/wz Overall transient response: former initial change final change 4. Phase Margin Limitations of Any Closed Loop with RHP Zero Present AoL A CL = Want (Aβ) = + A β Then < Aβ far from 80 o How far? 76 o away (for conservative designer), 60 for average designer and 0 away for poor designer! Flyback converter bode plots: Oddity is gain (low f) is non-linear w.r.t. V d f range with -40db/decade drop depends on low f gain. Not enough φ margin come close to instability at unity gain φ 80 o
24 Note the unity gain location at 0 db. Flyback operating DCM does not have right half plane zero! Without LH plane zero above the phase margin would be nil. Moreover, RH plane zero returns phase to 80 o. 4
R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 8.1.7. The low-q approximation Given a second-order denominator polynomial, of the form G(s)= 1
More informationLecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o
Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationLecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation
Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transer Functions 8.1. Review o Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right hal-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationSection 5 Dynamics and Control of DC-DC Converters
Section 5 Dynamics and ontrol of D-D onverters 5.2. Recap on State-Space Theory x Ax Bu () (2) yxdu u v d ; y v x2 sx () s Ax() s Bu() s ignoring x (0) (3) ( si A) X( s) Bu( s) (4) X s si A BU s () ( )
More informationB. T(s) Modification Design Example 1. DC Conditions 2. Open Loop AC Conditions 3. Closed Loop Conditions
Lecture 51 Tailoring Dynamic Response with Compensation A. Compensation Networks 1. Overview of G c (Alterations and Tailoring) a. Crude Single Pole G C Tailoring b. Elegant Double Pole/Double Zero G C
More informationLECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)
1 ECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d) I. Quasi-Static Approximation A. inear Models/ Small Signals/ Quasistatic I V C dt Amp-Sec/Farad V I dt Volt-Sec/Henry 1. Switched
More informationChapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode
Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode Introduction 11.1. DCM Averaged Switch Model 11.2. Small-Signal AC Modeling of the DCM Switch Network 11.3. High-Frequency
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Sampled-data response: i L /i c Sampled-data transfer function : î L (s) î c (s) = (1 ) 1 e st
More informationLECTURE 44 Averaged Switch Models II and Canonical Circuit Models
ETUE 44 Averaged Switch Models II and anonical ircuit Models A Additional Averaged ossless Switch Models 1 Single Transformer ircuits a buck b boost 2 Double ascade Transformer Models: a Buck Boost b Flyback
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 1.. Averaged switch modeling with the simple approximation i 1 (t) i (t) i (t) v g (t) v 1 (t)
More informationDynamic circuits: Frequency domain analysis
Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 8.1. Review of Bode plots Decibels Table 8.1. Expressing magnitudes in decibels G db = 0 log 10
More informationE40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1
E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html
More informationPart II Converter Dynamics and Control
Part II Converter Dynamics and Control 7. AC equivalent circuit modeling 8. Converter transfer functions 9. Controller design 10. Ac and dc equivalent circuit modeling of the discontinuous conduction mode
More informationExperiment 3: Resonance in LRC Circuits Driven by Alternating Current
Experiment 3: Resonance in LRC Circuits Driven by Alternating Current Introduction In last week s laboratory you examined the LRC circuit when constant voltage was applied to it. During this laboratory
More informationConverter System Modeling via MATLAB/Simulink
Converter System Modeling via MATLAB/Simulink A powerful environment for system modeling and simulation MATLAB: programming and scripting environment Simulink: block diagram modeling environment that runs
More informationBasic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011
Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Part II" Converter Dynamics and Control! 7.!AC equivalent circuit modeling! 8.!Converter transfer
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More information6.3. Transformer isolation
6.3. Transformer isolation Objectives: Isolation of input and output ground connections, to meet safety requirements eduction of transformer size by incorporating high frequency isolation transformer inside
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Chapter 14 Inductor Design 14.1 Filter inductor design constraints 14.2 A step-by-step design procedure
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Objective of Part II! Develop tools for modeling, analysis, and design of converter control systems!
More informationTransient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n
Design via frequency response Transient response via gain adjustment Consider a unity feedback system, where G(s) = ωn 2. The closed loop transfer function is s(s+2ζω n ) T(s) = ω 2 n s 2 + 2ζωs + ω 2
More informationET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012
ET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012 1. In the single-phase rectifier shown below in Fig 1a., s = 1mH and I d = 10A. The input voltage v s has the pulse waveform shown
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationChapter 10: Sinusoids and Phasors
Chapter 10: Sinusoids and Phasors 1. Motivation 2. Sinusoid Features 3. Phasors 4. Phasor Relationships for Circuit Elements 5. Impedance and Admittance 6. Kirchhoff s Laws in the Frequency Domain 7. Impedance
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationECE2262 Electric Circuit
ECE2262 Electric Circuit Chapter 7: FIRST AND SECOND-ORDER RL AND RC CIRCUITS Response to First-Order RL and RC Circuits Response to Second-Order RL and RC Circuits 1 2 7.1. Introduction 3 4 In dc steady
More informationRegulated DC-DC Converter
Regulated DC-DC Converter Zabir Ahmed Lecturer, BUET Jewel Mohajan Lecturer, BUET M A Awal Graduate Research Assistant NSF FREEDM Systems Center NC State University Former Lecturer, BUET 1 Problem Statement
More information16.30/31, Fall 2010 Recitation # 2
16.30/31, Fall 2010 Recitation # 2 September 22, 2010 In this recitation, we will consider two problems from Chapter 8 of the Van de Vegte book. R + - E G c (s) G(s) C Figure 1: The standard block diagram
More informationFrequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ
27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential
More information(Refer Slide Time: 1:49)
Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide
More informationLinear Circuit Experiment (MAE171a) Prof: Raymond de Callafon
Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon email: callafon@ucsd.edu TA: Younghee Han tel. (858) 8221763/8223457, email: y3han@ucsd.edu class information and lab handouts will be available
More information1(b) Compensation Example S 0 L U T I 0 N S
S 0 L U T I 0 N S Compensation Example I 1U Note: All references to Figures and Equations whose numbers are not preceded by an "S"refer to the textbook. (a) The solution of this problem is outlined in
More informationUse of a Notch Filter in a Tuned Mode for LISA.
Use of a Notch Filter in a Tuned Mode for LISA. Giorgio Fontana September 00 Abstract. During interferometric measurements the proof mass must be free from any controlling force within a given observation
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationSingle-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.
Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Objectives To analyze and understand STC circuits with
More informationDefinition of Stability
Definition of Stability Transfer function of a linear time-invariant (LTI) system Fs () = b 2 1 0+ b1s+ b2s + + b m m m 1s - - + bms a0 + a1s+ a2s2 + + an-1sn- 1+ ansn Characteristic equation and poles
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes
More information1 (20 pts) Nyquist Exercise
EE C128 / ME134 Problem Set 6 Solution Fall 2011 1 (20 pts) Nyquist Exercise Consider a close loop system with unity feedback. For each G(s), hand sketch the Nyquist diagram, determine Z = P N, algebraically
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 21: Stability Margins and Closing the Loop Overview In this Lecture, you will learn: Closing the Loop Effect on Bode Plot Effect
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationTo find the step response of an RC circuit
To find the step response of an RC circuit v( t) v( ) [ v( t) v( )] e tt The time constant = RC The final capacitor voltage v() The initial capacitor voltage v(t ) To find the step response of an RL circuit
More informationSome special cases
Lecture Notes on Control Systems/D. Ghose/2012 87 11.3.1 Some special cases Routh table is easy to form in most cases, but there could be some cases when we need to do some extra work. Case 1: The first
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Illinois Institute of Technology Lecture 23: Drawing The Nyquist Plot Overview In this Lecture, you will learn: Review of Nyquist Drawing the Nyquist Plot Using
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 23: Drawing The Nyquist Plot Overview In this Lecture, you will learn: Review of Nyquist Drawing the Nyquist Plot Using the
More informationReview of Linear Time-Invariant Network Analysis
D1 APPENDIX D Review of Linear Time-Invariant Network Analysis Consider a network with input x(t) and output y(t) as shown in Figure D-1. If an input x 1 (t) produces an output y 1 (t), and an input x
More informationLoop shaping exercise
Loop shaping exercise Excerpt 1 from Controlli Automatici - Esercizi di Sintesi, L. Lanari, G. Oriolo, EUROMA - La Goliardica, 1997. It s a generic book with some typical problems in control, not a collection
More informationChapter 14: Inductor design
Chapter 14 Inductor Design 14.1 Filter inductor design constraints 14.2 A step-by-step design procedure 14.3 Multiple-winding magnetics design using the K g method 14.4 Examples 14.5 Summary of key points
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationNetworks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institute of Technology, Madras
Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 34 Network Theorems (1) Superposition Theorem Substitution Theorem The next
More informationCHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION
CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION Objectives Students should be able to: Draw the bode plots for first order and second order system. Determine the stability through the bode plots.
More informationAC analysis. EE 201 AC analysis 1
AC analysis Now we turn to circuits with sinusoidal sources. Earlier, we had a brief look at sinusoids, but now we will add in capacitors and inductors, making the story much more interesting. What are
More informationLaplace Transform Analysis of Signals and Systems
Laplace Transform Analysis of Signals and Systems Transfer Functions Transfer functions of CT systems can be found from analysis of Differential Equations Block Diagrams Circuit Diagrams 5/10/04 M. J.
More informationPHYSICS 2B FINAL EXAM ANSWERS WINTER QUARTER 2010 PROF. HIRSCH MARCH 18, 2010 Problems 1, 2 P 1 P 2
Problems 1, 2 P 1 P 1 P 2 The figure shows a non-conducting spherical shell of inner radius and outer radius 2 (i.e. radial thickness ) with charge uniformly distributed throughout its volume. Prob 1:
More informationLECTURE 12 Lossy Converters (Static State Losses but Neglecting Switching Losses) HW #2 Erickson Chapter 3 Problems 6 & 7 A.
ETUE 12 ossy onverters (Static State osses but Neglecting Switching osses) HW #2 Erickson hapter 3 Problems 6 & 7 A. General Effects Expected: (load) as (load) B. Switch and esistive osses hange M(D) Modified
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationInductors. Hydraulic analogy Duality with capacitor Charging and discharging. Lecture 12: Inductors
Lecture 12: nductors nductors Hydraulic analogy Duality with capacitor Charging and discharging Robert R. McLeod, University of Colorado http://hilaroad.com/camp/projects/magnet.html 99 Lecture 12: nductors
More informationLecture 6 Classical Control Overview IV. Dr. Radhakant Padhi Asst. Professor Dept. of Aerospace Engineering Indian Institute of Science - Bangalore
Lecture 6 Classical Control Overview IV Dr. Radhakant Padhi Asst. Professor Dept. of Aerospace Engineering Indian Institute of Science - Bangalore Lead Lag Compensator Design Dr. Radhakant Padhi Asst.
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such
More information0 t < 0 1 t 1. u(t) =
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationStability & Compensation
Advanced Analog Building Blocks Stability & Compensation Wei SHEN (KIP) 1 Bode Plot real zeros zeros with complex conjugates real poles poles with complex conjugates http://lpsa.swarthmore.edu/bode/bode.html
More informationECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.
ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until
More informationTeaching of Switch-Mode Power Electronics Using A Building-Block Approach, Assisted by PSpice Modeling
Teaching of SwitchMode Power Electronics Using BuildingBlock pproach, ssisted by PSpice Modeling [, 2] Ned Mohan Email: mohan@ece.umn.edu Department of ECE University of Minnesota Minneapolis, MN 55455
More informationDriven RLC Circuits Challenge Problem Solutions
Driven LC Circuits Challenge Problem Solutions Problem : Using the same circuit as in problem 6, only this time leaving the function generator on and driving below resonance, which in the following pairs
More informationFirst-order transient
EIE209 Basic Electronics First-order transient Contents Inductor and capacitor Simple RC and RL circuits Transient solutions Constitutive relation An electrical element is defined by its relationship between
More information4.4 The MOSFET as an Amp and Switch
10/31/004 section 4_4 The MSFET as an Amp and Switch blank 1/1 44 The MSFET as an Amp and Switch Reading Assignment: pp 70-80 Now we know how an enhancement MSFET works! Q: A: 1 H: The MSFET as an Amp
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationElectric Circuits. Overview. Hani Mehrpouyan,
Electric Circuits Hani Mehrpouyan, Department of Electrical and Computer Engineering, Lecture 15 (First Order Circuits) Nov 16 th, 2015 Hani Mehrpouyan (hani.mehr@ieee.org) Boise State c 2015 1 1 Overview
More informationAutomatic Control (TSRT15): Lecture 7
Automatic Control (TSRT15): Lecture 7 Tianshi Chen Division of Automatic Control Dept. of Electrical Engineering Email: tschen@isy.liu.se Phone: 13-282226 Office: B-house extrance 25-27 Outline 2 Feedforward
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationOscillators. Figure 1: Functional diagram of an oscillator.
Oscillats Oscillats are electronic circuits, which are applied to generate periodic signals such sinusoidal, squarewave, tri-angular wave, pulse trains, clock signals etc. Oscillats are the essence of
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationEE348L Lecture 1. EE348L Lecture 1. Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis. Motivation
EE348L Lecture 1 Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis 1 EE348L Lecture 1 Motivation Example CMOS 10Gb/s amplifier Differential in,differential out, 5 stage dccoupled,broadband
More information8 sin 3 V. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0.
For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0. Spring 2015, Exam #5, Problem #1 4t Answer: e tut 8 sin 3 V 1 For the circuit
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationAnalysis and Design of Analog Integrated Circuits Lecture 12. Feedback
Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationEstimation of Circuit Component Values in Buck Converter using Efficiency Curve
ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36
More informationThe Pennsylvania State University. The Graduate School. Department of Electrical Engineering ANALYSIS OF DC-TO-DC CONVERTERS
The Pennsylvania State University The Graduate School Department of Electrical Engineering ANALYSIS OF DC-TO-DC CONVERTERS AS DISCRETE-TIME PIECEWISE AFFINE SYSTEMS A Thesis in Electrical Engineering by
More informationExact Analysis of a Common-Source MOSFET Amplifier
Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More informationLecture 24. Impedance of AC Circuits.
Lecture 4. Impedance of AC Circuits. Don t forget to complete course evaluations: https://sakai.rutgers.edu/portal/site/sirs Post-test. You are required to attend one of the lectures on Thursday, Dec.
More informationPhysics 4 Spring 1989 Lab 5 - AC Circuits
Physics 4 Spring 1989 Lab 5 - AC Circuits Theory Consider the series inductor-resistor-capacitor circuit shown in figure 1. When an alternating voltage is applied to this circuit, the current and voltage
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationDESIGN USING TRANSFORMATION TECHNIQUE CLASSICAL METHOD
206 Spring Semester ELEC733 Digital Control System LECTURE 7: DESIGN USING TRANSFORMATION TECHNIQUE CLASSICAL METHOD For a unit ramp input Tz Ez ( ) 2 ( z ) D( z) G( z) Tz e( ) lim( z) z 2 ( z ) D( z)
More informationANALYSIS OF SMALL-SIGNAL MODEL OF A PWM DC-DC BUCK-BOOST CONVERTER IN CCM.
ANALYSIS OF SMALL-SIGNAL MODEL OF A PWM DC-DC BUCK-BOOST CONVERTER IN CCM. A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Engineering By Julie J. Lee
More informationECE Networks & Systems
ECE 342 1. Networks & Systems Jose E. Schutt Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 What is Capacitance? 1 2 3 Voltage=0 No Charge No Current Voltage build
More informationTime Response Analysis (Part II)
Time Response Analysis (Part II). A critically damped, continuous-time, second order system, when sampled, will have (in Z domain) (a) A simple pole (b) Double pole on real axis (c) Double pole on imaginary
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationChapter 2. Classical Control System Design. Dutch Institute of Systems and Control
Chapter 2 Classical Control System Design Overview Ch. 2. 2. Classical control system design Introduction Introduction Steady-state Steady-state errors errors Type Type k k systems systems Integral Integral
More informationThe output voltage is given by,
71 The output voltage is given by, = (3.1) The inductor and capacitor values of the Boost converter are derived by having the same assumption as that of the Buck converter. Now the critical value of the
More information