EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS
|
|
- Kelley Ray
- 5 years ago
- Views:
Transcription
1 EES240 Spring 203 Lecture 3: Settling Lingkai Kong Dept. of EES Settling Why intereted in ettling? Ocillocope: track input waveform without ringing AD (witchedcap amplifier): gain a ignal up by a precie amount within T ample Φ 2 Φ Φ f Φ2 Φ2 o EES240 Lecture 3 2
2 Step Repone Two type of ettling error : Static Finite gain, capacitor mimatch Dynamic Take time to reach final value o /A v time EES240 Lecture 3 3 Static Error i x f A vo o KL à " o i = + c FA vo T o o /A v tatic error with" f F = + + c = f i f time EES240 Lecture 3 4 2
3 Static Error (cont.) o i c = c + FA vo FA { vo relative error Example: loed loop gain: c = 4, f = pf, = 4pF, i = pf F = /6 ( i hurt!) Error pecification: <0.% FA vo > 000 A vo > 6000 over output range EES240 Lecture 3 5 Dynamic Error Many poible dynamic effect that impact ettling error: Finite bandwidth Feedforward zero Nondominant pole Doublet Slewing Approximate analyi approach: Decompoe each error ource, iolate interaction Add all error together EES240 Lecture 3 6 3
4 Single Time ontant Linear Settling For dynamic ettling (and for T 0 >> ), can generally ignore r o i x f G m o L o i f Gm = c L + + FG ( F ) m f EES240 Lecture 3 7 Time Domain Step Repone Frequency domain: Time domain: o, tep + z = c + p tep Note: "For p=z the error i zero and the circuit ha infinite bandwidth." "Application?" EES240 Lecture 3 8 4
5 Time Domain Step Repone Frequency domain: input tep: i, tep = output tep: tep + z = c + p o, tep i, tep + z = c + p tep v o,tep Time domain: (invere Laplace tranform) ( * " % * $ ( t) = tep c p ' * $ ' * $ z e pt ' ideal repone* $ initial error ' * #(feedforward) & ) * exponentially decaying error +, EES240 Lecture 3 9 ae : p/z << ( t) v o, tep tepc e ideal repone t τ Relative ettling error: ε ( ) ( = ) v ( t ) v t v t t o o = = o t = ln ε τ e t τ Eaiet number to remember: 2.3τ per decade Example: % ettling, 4.6n clock cycle: τ = n L,eff uually et by noie ue ettling to determine required g m EES240 Lecture 3 0 5
6 ae 2: p/z not negligible ( t) c e t τ vo, tep tep ideal repone p z Relative ettling error: vo( t ) vo( t = t) p ε = = e v ( t ) z t ε = ln τ Ff + Leff Example: c = 0.25, f = pf, = 250fF, i = 250fF, L = pf F = 0.67, L,eff =.33pF ε = 0.%: t (no feedforward) = 6.9τ t (with feedforward) = ln[e3/(+0.67*0.75)]=7.3τ EES240 Lecture 3 o t τ NonDominant Pole Ignore feedforward zero for implicity (Jut increae final wing by +F f / L,eff ) H ( ) = Model for nondominant pole: G p ω m 2 u ( ) = Kω o in = c + FG Gm0 = + p u 2 Leff m ( ) i unity gain bandwidth of T EES240 Lecture 3 2 6
7 Step Repone EES240 Lecture 3 3 NonDominant Pole (cont.) Relative error : ε = v ( t, K) EES240 Lecture 3 4 7
8 Settling Time Settling time : t 3 ( K) for ε = 0, τ = Optimum at K=3.3 EES240 Lecture 3 5 NonDominant Pole v. ε Optimum K actually depend on required accuracy Still, alway want to avoid K<~2 EES240 Lecture 3 6 8
9 Doublet Amplifier model: G () = G m mo + ωz + ω p with ω p = βω 3dB, ω 3dB ω p ωz = α α = + ε with ε << ibandwidth of T ( ) loedloop gain (ignore feedforward zero): o c + ω z = c + ω + ω + FG in Leff 3dB pp with" m ( ) ω 3dB ω pp FG ω p mo Leff EES240 Lecture 3 7 Doublet Analyi Step repone tω t 3dB ( ) tep ( = ) v t c Ae Be ω pp o, tep with" B ε β ( β ) 2 A B EES240 Lecture 3 8 9
10 Doublet Example α=.5 β=0.3 EES240 Lecture 3 9 Doublet oncluion ae A: τ2 τ i.e. β Doublet ettle fater than amplifier Ha no impact on overall ettling time τ > ae B: 2 τ Doublet ettle more lowly than amplifier Determine overall ettling time (unle ε within ettling accuracy requirement) Avoid low doublet! EES240 Lecture
11 Final Note on Doublet EES240 Lecture 3 2 Slewing Tranconductor ΔI v. Δ: Model for (nonlinear) lewing amplifier Piecewie linear approximation: Slewing with contant current, followed by Linear ettling exponential t = t lew + t,lin EES240 Lecture 3 22
12 Slewing Analyi ircuit model during lewing: f p x I SS L o EES240 Lecture 3 23 Slewing Analyi (cont.) i,tep x x,tep * o t lew t lin o,tep time EES240 Lecture
13 Slewing Analyi (cont.) Slewing period: f L x, tep = i, tep with 2 = i f L Δ Δ x = x, tep * Δ o = F Δ Δ o x Leff tlew = = SR FI SS Linear ettling during final * of wing at x : Step during linear ettling: * F t, lin ci, tep F Linear ettling time: = ln ε τ * EES240 Lecture 3 25 x 3
Static Error EECS240 Spring Static Error (cont.) Settling. Step Response. Dynamic Errors V 1. c 1 FA. Lecture 13: Settling
Statc Error EES240 Srng 202 Lecture 3: Settlng KL o c FA T o Elad Alon Det. o EES - o /A v tatc error te F c EES240 Lecture 3 4 Settlng Why ntereted n ettlng? Ocllocoe: track nut waveor out rngng AD (wtched-ca
More informationStatic Error EECS240 Spring Settling. Static Error (cont.) Step Response. Dynamic Errors. c 1 FA { V 1. Lecture 13: Settling
Statc Error EES240 Srng 200 Lecture 3: Settlng KL o c FA { T o Elad Alon Det. o EES - o /A v tatc error te wth F + + c EES240 Lecture 3 4 Settlng Why ntereted n ettlng? Ocllocoe: track nut waveor wthout
More informationEE247 Lecture 10. Switched-Capacitor Integrator C
EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:
More informationSummary of last lecture
EE47 Lecture 0 Switched-capacitor filter Switched-capacitor network electronic noie Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationLecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions
Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE5 - Fall 5 Microelectronic Device and ircuit Lecture 9 Second-Order ircuit Amplifier Frequency Repone Announcement Homework 8 due tomorrow noon Lab 7 next week Reading: hapter.,.3. Lecture Material Lat
More informationLecture 6: Resonance II. Announcements
EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,
More informationECE-320 Linear Control Systems. Spring 2014, Exam 1. No calculators or computers allowed, you may leave your answers as fractions.
ECE-0 Linear Control Sytem Spring 04, Exam No calculator or computer allowed, you may leave your anwer a fraction. All problem are worth point unle noted otherwie. Total /00 Problem - refer to the unit
More informationDigital Control System
Digital Control Sytem Summary # he -tranform play an important role in digital control and dicrete ignal proceing. he -tranform i defined a F () f(k) k () A. Example Conider the following equence: f(k)
More informationDesign of Digital Filters
Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function
More informationDigital Control System
Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital
More informationECEN620: Network Theory Broadband Circuit Design Fall 2018
ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign
More informationLecture 8 - SISO Loop Design
Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationECE 3510 Root Locus Design Examples. PI To eliminate steady-state error (for constant inputs) & perfect rejection of constant disturbances
ECE 350 Root Locu Deign Example Recall the imple crude ervo from lab G( ) 0 6.64 53.78 σ = = 3 23.473 PI To eliminate teady-tate error (for contant input) & perfect reection of contant diturbance Note:
More informationChapter 17 Amplifier Frequency Response
hapter 7 Amplifier Frequency epone Microelectronic ircuit Deign ichard. Jaeger Travi N. Blalock 8/0/0 hap 7- hapter Goal eview tranfer function analyi and dominant-pole approximation of amplifier tranfer
More informationControl Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:
Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the
More informationEE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files
EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate
More informationLecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004
METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade
More informationCHAPTER 13 FILTERS AND TUNED AMPLIFIERS
HAPTE FILTES AND TUNED AMPLIFIES hapter Outline. Filter Traniion, Type and Specification. The Filter Tranfer Function. Butterworth and hebyhev Filter. Firt Order and Second Order Filter Function.5 The
More informationLectures on STABILITY
University of California Berkeley College of Engineering Department of Electrical Engineering and Computer Science νin ( ) Effect of Feedback on Frequency Response a SB Robert W. Brodersen EECS40 Analog
More informationLecture 5 Introduction to control
Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationinto a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get
Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More informationRoot Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples
Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -
More informationAnalysis and Design of Analog Integrated Circuits Lecture 12. Feedback
Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationFirst and Second Order Circuits. Claudio Talarico, Gonzaga University Spring 2015
First and Second Order Circuits Claudio Talarico, Gonzaga University Spring 2015 Capacitors and Inductors intuition: bucket of charge q = Cv i = C dv dt Resist change of voltage DC open circuit Store voltage
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationECE-202 Exam 1 January 31, Name: (Please print clearly.) CIRCLE YOUR DIVISION DeCarlo DeCarlo 7:30 MWF 1:30 TTH
ECE-0 Exam January 3, 08 Name: (Pleae print clearly.) CIRCLE YOUR DIVISION 0 0 DeCarlo DeCarlo 7:30 MWF :30 TTH INSTRUCTIONS There are multiple choice worth 5 point each and workout problem worth 40 point.
More informationReference:W:\Lib\MathCAD\Default\defaults.mcd
4/9/9 Page of 5 Reference:W:\Lib\MathCAD\Default\default.mcd. Objective a. Motivation. Finite circuit peed, e.g. amplifier - effect on ignal. E.g. how "fat" an amp do we need for audio? For video? For
More informationThe Measurement of DC Voltage Signal Using the UTI
he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationME 375 FINAL EXAM Wednesday, May 6, 2009
ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationGiven the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is
EE 4G Note: Chapter 6 Intructor: Cheung More about ZSR and ZIR. Finding unknown initial condition: Given the following circuit with unknown initial capacitor voltage v0: F v0/ / Input xt 0Ω Output yt -
More informationLecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.
Lecture 070 Stage Frequency esponse I (/0/0) Page 070 LECTUE 070 SINGLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 488504) Objective The objective of this presentation is:.) Illustrate the frequency analysis
More informationQuestion 1 Equivalent Circuits
MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω
More informationNOTE: The items d) and e) of Question 4 gave you bonus marks.
MAE 40 Linear ircuit Summer 2007 Final Solution NOTE: The item d) and e) of Quetion 4 gave you bonu mark. Quetion [Equivalent irciut] [4 mark] Find the equivalent impedance between terminal A and B in
More informationSection J8b: FET Low Frequency Response
ection J8b: FET ow Frequency epone In thi ection of our tudie, we re o to reiit the baic FET aplifier confiuration but with an additional twit The baic confiuration are the ae a we etiated ection J6 of
More informationonline learning Unit Workbook 4 RLC Transients
online learning Pearon BTC Higher National in lectrical and lectronic ngineering (QCF) Unit 5: lectrical & lectronic Principle Unit Workbook 4 in a erie of 4 for thi unit Learning Outcome: RLC Tranient
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University
ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative
More information1. /25 2. /30 3. /25 4. /20 Total /100
Circuit Exam 2 Spring 206. /25 2. /30 3. /25 4. /20 Total /00 Name Pleae write your name at the top of every page! Note: ) If you are tuck on one part of the problem, chooe reaonable value on the following
More informationHomework 12 Solution - AME30315, Spring 2013
Homework 2 Solution - AME335, Spring 23 Problem :[2 pt] The Aerotech AGS 5 i a linear motor driven XY poitioning ytem (ee attached product heet). A friend of mine, through careful experimentation, identified
More informationChapter 10. Closed-Loop Control Systems
hapter 0 loed-loop ontrol Sytem ontrol Diagram of a Typical ontrol Loop Actuator Sytem F F 2 T T 2 ontroller T Senor Sytem T TT omponent and Signal of a Typical ontrol Loop F F 2 T Air 3-5 pig 4-20 ma
More informationLecture 17 Date:
Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A
More informationECEN 325 Electronics
ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non
More informationEE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files - Design Rules
EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files - esign Rules Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate
More informationI. Frequency Response of Voltage Amplifiers
I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C
More informationLecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen
Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationWolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems
Wolfgang Hofle Wolfgang.Hofle@cern.ch CERN CAS Darmtadt, October 9 Feedback i a mechanim that influence a ytem by looping back an output to the input a concept which i found in abundance in nature and
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationHIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)
HIGHER-ORDER FILTERS Cacade of Biquad Filter Follow the Leader Feedbac Filter (FLF) ELEN 6 (ESS) Than for ome of the material to David Hernandez Garduño CASCADE FILTER DESIGN N H ( ) Π H ( ) H ( ) H (
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : LS_N_A_Network Theory_098 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 0-4546 CLASS TEST 08-9 NSTRUMENTATON ENGNEERNG Subject
More informationMM1: Basic Concept (I): System and its Variables
MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More information5.5 Application of Frequency Response: Signal Filters
44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order
More informationMath 201 Lecture 17: Discontinuous and Periodic Functions
Math 2 Lecture 7: Dicontinuou and Periodic Function Feb. 5, 22 Many example here are taken from the textbook. he firt number in () refer to the problem number in the UA Cutom edition, the econd number
More informationHOMEWORK ASSIGNMENT #2
Texa A&M Univerity Electrical Engineering Department ELEN Integrated Active Filter Deign Methodologie Alberto Valde-Garcia TAMU ID# 000 17 September 0, 001 HOMEWORK ASSIGNMENT # PROBLEM 1 Obtain at leat
More informationECEN 605 LINEAR SYSTEMS. Lecture 20 Characteristics of Feedback Control Systems II Feedback and Stability 1/27
1/27 ECEN 605 LINEAR SYSTEMS Lecture 20 Characteristics of Feedback Control Systems II Feedback and Stability Feedback System Consider the feedback system u + G ol (s) y Figure 1: A unity feedback system
More informationMultistage Amplifier Frequency Response
Multistage Amplifier Frequency Response * Summary of frequency response of single-stages: CE/CS: suffers from Miller effect CC/CD: wideband -- see Section 0.5 CB/CG: wideband -- see Section 0.6 (wideband
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such
More informationA New Method For Simultaneously Measuring And Analyzing PLL Transfer Function And Noise Processes
A New Method For Simultaneouly Meauring And Analyzing PLL Tranfer Function And Noie Procee Mike Li CTO, Ph.D. Jan Wiltrup Corporate Conultant 1 Outline Introduction Phae Locked-Loop (PLL) and Noie Procee
More informationCopyright 1967, by the author(s). All rights reserved.
Copyright 1967, by the author(). All right reerved. Permiion to make digital or hard copie of all or part of thi work for peronal or claroom ue i granted without fee provided that copie are not made or
More informationMath 334 Fall 2011 Homework 10 Solutions
Nov. 5, Math 334 Fall Homework Solution Baic Problem. Expre the following function uing the unit tep function. And ketch their graph. < t < a g(t = < t < t > t t < b g(t = t Solution. a We
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationCHE302 LECTURE V LAPLACE TRANSFORM AND TRANSFER FUNCTION. Professor Dae Ryook Yang
CHE3 ECTURE V APACE TRANSFORM AND TRANSFER FUNCTION Profeor Dae Ryook Yang Fall Dept. of Chemical and Biological Engineering Korea Univerity CHE3 Proce Dynamic and Control Korea Univerity 5- SOUTION OF
More informationModule 4: Time Response of discrete time systems Lecture Note 1
Digital Control Module 4 Lecture Module 4: ime Repone of dicrete time ytem Lecture Note ime Repone of dicrete time ytem Abolute tability i a baic requirement of all control ytem. Apart from that, good
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : LS_B_EC_Network Theory_0098 CLASS TEST (GATE) Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 0-4546 CLASS TEST 08-9 ELECTRONCS
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationSKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot
SKEE 3143 CONTROL SYSTEM DESIGN CHAPTER 3 Compenator Deign Uing the Bode Plot 1 Chapter Outline 3.1 Introduc4on Re- viit to Frequency Repone, ploang frequency repone, bode plot tability analyi. 3.2 Gain
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationMAHALAKSHMI ENGINEERING COLLEGE-TRICHY
DIGITAL SIGNAL PROCESSING DEPT./SEM.: CSE /VII DIGITAL FILTER DESIGN-IIR & FIR FILTER DESIGN PART-A. Lit the different type of tructure for realiation of IIR ytem? AUC APR 09 The different type of tructure
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationEE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation
EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation Tim Davidson Ext. 27352 davidson@mcmaster.ca Objective To use the root locus technique to design a lead compensator for a marginally-stable
More informationDesign of Three-Stage Nested-Miller Compensated Operational Amplifiers Based on Settling Time
Design of Three-tage Nested-Miller ompensated Operational Amplifiers Based on ettling Time Hamed Aminzadeh, Khalil Mafinezhad, and Reza otfi, Abstract ettling performance of operational amplifiers (opamps)
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationChapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog
Chapter Sampling and Quantization.1 Analog and Digital Signal In order to invetigate ampling and quantization, the difference between analog and digital ignal mut be undertood. Analog ignal conit of continuou
More informationInduction Motor Drive
Induction Motor Drive 1. Brief review of IM theory.. IM drive characteritic with: Variable input voltage Variable rotor reitance Variable rotor power Variable voltage and variable frequency, VVVF drive
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationSystem models. We look at LTI systems for the time being Time domain models
Stem moel We look at LTI tem for the time being Time omain moel High orer orinar ifferential equation moel Contain onl input variable, output variable, their erivative, an contant parameter Proper: highet
More information18.03SC Final Exam = x 2 y ( ) + x This problem concerns the differential equation. dy 2
803SC Final Exam Thi problem concern the differential equation dy = x y ( ) dx Let y = f (x) be the olution with f ( ) = 0 (a) Sketch the iocline for lope, 0, and, and ketch the direction field along them
More informationELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1
Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationECE382/ME482 Spring 2004 Homework 4 Solution November 14,
ECE382/ME482 Spring 2004 Homework 4 Solution November 14, 2005 1 Solution to HW4 AP4.3 Intead of a contant or tep reference input, we are given, in thi problem, a more complicated reference path, r(t)
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationEE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis
EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking
More information6.302 Feedback Systems Recitation 6: Steady-State Errors Prof. Joel L. Dawson S -
6302 Feedback ytem Recitation 6: teadytate Error Prof Joel L Dawon A valid performance metric for any control ytem center around the final error when the ytem reache teadytate That i, after all initial
More information