EE247 Lecture 10. Switched-Capacitor Integrator C

Size: px
Start display at page:

Download "EE247 Lecture 10. Switched-Capacitor Integrator C"

Transcription

1 EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter Termination implementation Tranmiion zero implementation Switched-capacitor filter deign conideration Switched-capacitor filter utilizing double ampling technique Effect of non-idealitie EES 247 Lecture 0: S Filter 2005 H. K. Page Switched-apacitor Integrator f I f 2 V - f f 2 f f 2 f lock V EES 247 Lecture 0: S Filter 2005 H. K. Page 2

2 DDI Switched-apacitor Integrator f I f 2 - f f f 2 f f 2 f lock V EES 247 Lecture 0: S Filter 2005 H. K. Page 3 DDI Switched-apacitor Integrator (n-3/2)t (n-)t (n-/2)t nt (n/2)t (n)t f f 2 f f 2 f lock V Φ Q [(n-)t ]= V i [(n-)t ], Q I [(n-)t ] = Q I [(n-3/2)t ] Φ 2 Q [(n-/2) T ] = 0, Q I [(n-/2) T ] = Q I [(n-3/2) T ] Q [(n-) T ] Φ _ Q [nt ] = V i [nt ], Q I [nt ] = Q I [(n-) T ] Q [(n-) T ] Since V o = - Q I / I & V i = Q / I V o (nt ) = I V o [(n-) T ] - V i [(n-) T ] EES 247 Lecture 0: S Filter 2005 H. K. Page 4

3 DDI Switched-apacitor Integrator Output Sampled on φ f I f 2 - f V(nT) I o = V I o (n )T V in (n )T V o(nt) = (n )T V I in (n )T V(Z) o = Z V(Z) o Z V I in (Z) V o Z (Z) = I Z V in DDI (Direct-Tranform Dicrete Integrator) EES 247 Lecture 0: S Filter 2005 H. K. Page 5 z-domain Frequency Repone LHP ingularitie in -plane map into inide of unit-circle in Z domain RHP ingularitie in -plane map imag. axi in into outide of unit-circle in Z domain domain The jω axi map onto the unit circle Particular value: f = 0 z = f = f /2 z = - The frequency repone i obtained f = f by evaluating H(z) on the unit circle /2 at z = e jωt = co(ωt)jin(ωt) Once z=- (f /2) i reached, the frequency repone repeat, a expected The angle to the pole i equal to 360 (or 2π radian) time the ratio of the pole frequency to the ampling frequency LHP in domain (co(wt),in(wt)) 2pf f S f = 0 EES 247 Lecture 0: S Filter 2005 H. K. Page 6

4 Switched-apacitor Direct-Tranform Dicrete Integrator f I f 2 - f V o V in (Z) = Z I Z I Z = EES 247 Lecture 0: S Filter 2005 H. K. Page 7 Z-=0 Z= on unit circle DDI Integrator Pole-Zero Map in z-plane f z-plane Pole from f 0 in -plane mapped to z= A frequency increae z domain pole move on unit circle (W) Once pole get to (Z=- ),(f=f /2), frequency repone repeat f = f /2 f increaing (Z-) EES 247 Lecture 0: S Filter 2005 H. K. Page 8

5 DDI Switched-apacitor Integrator f I f 2 - f Z jωt (Z) =, Z = e I V Z in e jωt/2 = = I jωt I jωt/2 jωt/2 e e e jωt/2 = j e I 2in( ωt/2) ωt/2 jωt/2 = e I jω T in( ωt/2) Ideal Integrator) Magnitude Error Phae Error EES 247 Lecture 0: S Filter 2005 H. K. Page 9 DDI Switched-apacitor Integrator f I f 2 - f Example: Mag. & phae error for: - f / f=/2 Mag. Error = % or 0.dB Phae error=5 degree Q intg = f / f=/32 Mag. Error=0.6% or 0.04dB Phae error=5.6 degree Q intg = -0.2 DDI Integrator magnitude error no problem phae error major problem EES 247 Lecture 0: S Filter 2005 H. K. Page 0

6 jω Switched apacitor Filter Build with DDI Integrator jω ω -plane oare View -plane Fine View σ σ -ω Example: 5th Order Elliptic Filter Singularitie puhed toward RHP due to integrator exce phae Pole Zero EES 247 Lecture 0: S Filter 2005 H. K. Page H( jω) Paband Peaking Switched apacitor Filter Build with DDI Integrator S DDI baed Filter Zero lot! f /2 ontinuou-time Prototype Frequency (Hz) f 2f f EES 247 Lecture 0: S Filter 2005 H. K. Page 2

7 Switched-apacitor Integrator Output Sampled on φ2 f I f 2 - f 2 2 Sample output ½ clock cycle earlier Sample output on f 2 EES 247 Lecture 0: S Filter 2005 H. K. Page 3 (n-3/2)t Switched-apacitor Integrator Output Sampled on φ2 (n-)t (n-/2)t nt (n/2)t f f 2 f f 2 f (n)t lock V 2 Φ Q [(n-)t ]= V i [(n-)t ], Q I [(n-)t ] = Q I [(n-3/2)t ] Φ 2 Q [(n-/2) T ] = 0, Q I [(n-/2) T ] = Q I [(n-3/2) T ] Q [(n-) T ] Φ _ Q [nt ] = V i [nt ], Q I [nt ] = Q I [(n-) T ] Q [(n-) T ] Φ 2 Q [(n/2) T ] = 0, Q I [(n/2) T ] = Q I [(n-/2) T ] Q [n T ] EES 247 Lecture 0: S Filter 2005 H. K. Page 4

8 Switched-apacitor Integrator Output Sampled on φ2 (n-3/2)t (n-)t (n-/2)t nt (n)t f f 2 f f 2 f lock V Q I [(n/2) T ] = Q I [(n-/2) T ] Q [n T ] V o2 = - Q I / I & V i = Q / I V o2 [(n/2) T ] = I V o2 [(n-/2) T ] - V i [n T ] Uing the z operator rule: V o2 I V o2 Z /2 = I V o2 Z -/2 Z /2 - V (Z) = i I V Z in EES 247 Lecture 0: S Filter 2005 H. K. Page 5 LDI Switched-apacitor Integrator LDI (Lole Dicrete Integrator) ame a DDI but output i ampled ½ clock cycle earlier LDI f I f 2 - f 2 2 V o2 Z /2 (Z) =, Z = e jωt I V Z in e jωt/2 = = I jωt I jωt/2 jωt/2 e e e = j I 2in( ωt/2) = I jωt Ideal Integrator ωt/2 in( ωt/2) Magnitude Error No Phae Error! For ignal at frequencie << ampling freq. Magnitude error negligible EES 247 Lecture 0: S Filter 2005 H. K. Page 6

9 Frequency Warping Frequency repone ontinuou time (-plane): imaginary axi Sampled time (z-plane): unit circle ontinuou to ampled time tranformation Should map imaginary axi onto unit circle How do S integrator map frequencie? H S ( z) = 2 z z = int int 2 j inπft EES 247 Lecture 0: S Filter 2005 H. K. Page 7 T S Integrator omparion T Integrator H R ( ) = τ = 2π jf R τ H S Integrator S ( z) = 2 z z = int int 2 j inπf S T Identical time contant: τ = R = int f ompare: H R (f R ) = H S (f S ) f R f = π π in f f S EES 247 Lecture 0: S Filter 2005 H. K. Page 8

10 0.9 LDI Integration f R f = π π in f f S f S /f f R /f /π R frequencie up to f /π map to phyical (real) S frequencie Frequencie above f /π do not map to phyical frequencie Mapping i ymmetric about f /2 (aliaing) Accurate only for f R << f EES 247 Lecture 0: S Filter 2005 H. K. Page 9 H( jω) Switched-apacitor Filter Built with LDI Integrator Zero Preerved f /2 Frequency (Hz) f 2f f EES 247 Lecture 0: S Filter 2005 H. K. Page 20

11 Switched-apacitor Integrator Paraitic Senitivity f f 2 I p2 p3 p - Effect of paraitic capacitor: - p - driven by opamp o.k. 2- p2 - at opamp virtual gnd o.k. 3- p3 harge to & dicharge into I Problem paraitic enitivity EES 247 Lecture 0: S Filter 2005 H. K. Page 2 Paraitic Inenitive Bottom-Plate Switched-apacitor Integrator Senitive paraitic cap. p rearrange circuit o that p doe not charge/dicharge f= p grounded f2= p at virtual ground f f 2 I Vi p p2 - Vi- Solution: Bottom plate capacitor integrator EES 247 Lecture 0: S Filter 2005 H. K. Page 22

12 Vi Bottom Plate Switched-apacitor Integrator f f 2 I f - f 2 2 Input/Output z-tranform Note: Delay from Vi and Vi- to output i different Special attention needed to input/output connection Vi on f Vi- Vion f2 2 on f on f2 z z 2 z z z 2 z z EES 247 Lecture 0: S Filter 2005 H. K. Page 23 Bottom Plate Switched-apacitor Integrator z-tranform Model Vi f f I 2 z -z 2 z z z 2 Input/Output z-tranform z z Vif f 2 2 Vi Vi- I I z 2 2 z z z 2 2 LDI EES 247 Lecture 0: S Filter 2005 H. K. Page 24

13 LDI Switched-apacitor Ladder Filter - τ 3 τ 4 τ z 2 z 2 I I 2 z z 2 z 2 I z 2 z z 2 z z z 2 I z 2 I I Delay around integ. Loop i (Z -/2. Z /2 =) LDI function EES 247 Lecture 0: S Filter 2005 H. K. Page 25 Switched-apacitor LDI Reonator Reonator Signal Flowgraph ω f f 2 ω2 f f 2 ω f = = R eq 2 2 ω f 3 2 = = R eq3 4 4 EES 247 Lecture 0: S Filter 2005 H. K. Page 26

14 Fully Differential Switched-apacitor Reonator f f 2 f f 2 EES 247 Lecture 0: S Filter 2005 H. K. Page 27 Switched-apacitor LDI Bandpa Filter Utilizing ontinuou-time Termination Bandpa Filter Signal Flowgraph ω0 V i -/Q V o2 Q V o ω0 3 ω f 0 = = 4 2 Q = 2 Q V o2 V i EES 247 Lecture 0: S Filter 2005 H. K. Page 28

15 -Plane veru z-plane Example: 2 nd Order LDI Bandpa Filter -plane jw z-plane EES 247 Lecture 0: S Filter 2005 H. K. Page 29 Switched-apacitor LDI Bandpa Filter ontinuou-time Termination f f 0 = 2 π 2 f f = 0 Q Q = f 2π 2 4 Both accurately determined by cap ratio & clock frequency 0-3dB Magnitude (db) Df f 0 Frequency 0. 0 EES 247 Lecture 0: S Filter 2005 H. K. Page 30

16 Fifth Order All-Pole LDI Low-Pa Ladder Filter omplex onjugate Termination Termination Reitor Termination Reitor omplex conjugate termination (alternate phae witching) Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 3 Fifth-Order All-Pole Low-Pa Ladder Filter Termination Implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 32

17 Sixth-Order Elliptic LDI Bandpa Filter Ref: Tranmiion Zero Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 33 Ue of T-Network Ref: High Q filter large cap. ratio for Q & tranmiion zero implementation To reduce large ratio required T-network utilized Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 34

18 Sixth Order Elliptic Bandpa Filter Utilizing T-Network Q implementation Zero T-network utilized for: Q implemention Tranmiion zero implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 35 Switched-apacitor Reonator Regular ampling Each opamp buy ettling only during one of the clock phae Idle during the other clock phae EES 247 Lecture 0: S Filter 2005 H. K. Page 36

19 Switched-apacitor Reonator Uing Double- Sampling Double-ampling: 2 nd et of witche & ampling cap added to all integrator While one et of witche/cap ampling the other et tranfer charge into the intg. cap Opamp buy during both clock phae Effective ampling freq. twice clock freq. while opamp bandwidth requirement remain the ame EES 247 Lecture 0: S Filter 2005 H. K. Page 37 Double-Sampling Iue f clock f = 2f clock Iue to be aware of: - Jitter in the clock - Unequal clock phae -Mimatch in ampling cap. paraitic paband Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 38

20 Double-Sampled Fully Differential S.. 6 th Order All-Pole Bandpa Filter Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0: S Filter 2005 H. K. Page 39 Sixth Order Bandpa Filter Signal Flowgraph γ γ V out ω 0 ω 0 Q ω0 ω0 ω0 ω0 Q γ γ EES 247 Lecture 0: S Filter 2005 H. K. Page 40

21 Double-Sampled Fully Differential 6 th Order S.. All-Pole Bandpa Filter -ont. time termination (Q) implementation -Folded-acode opamp with f u = 00MHz ued -enter freq. 3.MHz, filter Q=55 -lock freq. 2.83MHz effective overampling ratio Meaured dynamic range 46dB (IM3=%) Ref: B.S. Song, P.R. Gray "Switched-apacitor High-Q Bandpa Filter for IF Application," IEEE Journal of Solid State ircuit, l. 2, No. 6, pp , Dec EES 247 Lecture 0: S Filter 2005 H. K. Page 4 Effect of Opamp Nonidealitie on Switched apacitor Filter Behaviour Opamp finite gain Opamp finite bandwidth Finite lew rate of the opamp EES 247 Lecture 0: S Filter 2005 H. K. Page 42

22 Effect of Opamp Non-Idealitie Finite D Gain f f 2 I H() f I f I a ωo H() ω o a a ω Q ωo Vi - D Gain = a Input/Output z-tranform Q a Finite D gain ame effect in S.. filter a for.t. filter EES 247 Lecture 0: S Filter 2005 H. K. Page 43 Vi Vi- Vi- f f 2 Effect of Opamp Non-Idealitie Finite Opamp Bandwidth I - Unity-gain-freq. Input/Output z-tranform = f t V o f 2 ettling error T=/f time Aumption- Opamp doe not lew (will be reviited) Opamp ha only one pole exponential ettling Ref: K.Martin, A. Sedra, Effect of the OPamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 44

23 Vi Vi- f f 2 Effect of Opamp Non-Idealitie Finite Opamp Bandwidth I - Unity-gain-freq. Input/Output z-tranform = f t k k I H actual (Z) H e e Z ideal(z) I where k = π I ft I f ft Opamp unity gain frequency, f lock frequency Ref: V o f 2 ettling error T=/f K.Martin, A. Sedra, Effect of the OPamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. time EES 247 Lecture 0: S Filter 2005 H. K. Page 45 Effect of Opamp Finite Bandwidth on Filter Magnitude Repone Τ non-ideal / Τ ideal (db) Magnitude deviation due to finite opamp unity-gainfrequency Active R f c /f =/32 f c /f =/2 Example: 2 nd order bandpa with Q=25 Ref: f c /f t K.Martin, A. Sedra, Effect of the OPamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 46

24 Effect of Opamp Finite Bandwidth on Filter Magnitude Repone Τ non-ideal / Τ ideal Example: For db magnitude repone deviation: - f c /f =/2 f c /f t ~0.04 f t >25f c 2- f c /f =/32 f c /f t ~0.022 f t >45f c (db) Active R f c /f =/32 f c /f =/2 3- ont.-time f c /f t ~/700 f t >700f c fc /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 47 Effect of Opamp Finite Bandwidth Maximum Achievable Q Max. allowable biquad Q for peak gain change <0% Overampling Ratio.T. filter Ref: f c /f t K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 48

25 Example: For Q of 40 required Max. allowable biquad Q for peak gain change <0% - f c /f =/32 f c /f t ~0.02 f t >50f c 2- f c /f =/2 f c /f t ~0.035 f t >28f c 3- f c /f =/6 f c /f t ~0.05 f t >20f c Ref: Effect of Opamp Finite Bandwidth Maximum Achievable Q.T. filter f c /f t K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 49 Effect of Opamp Finite Bandwidth on Filter ritical Frequency ω c /ω c ritical frequency deviation due to finite opamp unity-gainfrequency Example: 2 nd order filter Active R f c /f =/32 f c /f =/2 f c /f t Ref: K.Martin, A. Sedra, Effect of the OPamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 50

26 Effect of Opamp Finite Bandwidth on Filter ritical Frequency Example: For maximum critical frequency hift of <% - f c /f =/32 f c /f t ~0.028 f t >36f c 2- f c /f =/2 f c /f t ~0.046 f t >22f c ω c /ω c Active R f c /f =/32 f c /f =/2 3- Active R f c /f t ~0.008 f t >25f c Ref:.T. filter f c /f t K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0: S Filter 2005 H. K. Page 5 Source of Ditortion in Switched- apacitor Filter Ditortion induced by finite lew rate of the opamp Opamp output/input tranfer function nonlinearity apacitor non-linearity Ditortion incurred by finite etting time of the opamp Ditortion due to witch clock feed-through and charge injection EES 247 Lecture 0: S Filter 2005 H. K. Page 52

27 What i Slewing? I f 2 - I V o L f 2 Vi- Vi Aume opamp i of a imple differential pair cla A tranconductance type I EES 247 Lecture 0: S Filter 2005 H. K. Page 53 What i Slewing? I o I V o Slope ~ g m V max V in f 2 I o L I max =I Vi- Vi I V c > V max Output current contant I o =I Slewing After Vc i dicharged enough to have V c <V max Linear ettling EES 247 Lecture 0: S Filter 2005 H. K. Page 54

28 Ditortion Induced by Opamp Finite Slew Rate EES 247 Lecture 0: S Filter 2005 H. K. Page 55 Ideal Switched-apacitor Output Waveform f - I lock f f 2 I f 2 - Vc f 2 High harge tranferred from to I EES 247 Lecture 0: S Filter 2005 H. K. Page 56

29 Slew Limited Switched-apacitor Output Settling lock f f 2 -ideal -real Slewing Linear Settling Slewing Linear Settling EES 247 Lecture 0: S Filter 2005 H. K. Page 57 Ditortion Induced by Finite Slew Rate of the Opamp Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/2). EES 247 Lecture 0: S Filter 2005 H. K. Page 58

30 Ditortion Induced by Opamp Finite Slew Rate Error due to exponential ettling change linearly with ignal amplitude Error due to lew-limited ettling change non-linearly with ignal amplitude (doubling ignal amplitude X4 error) For high-linearity need to have either high lew rate or non-lewing opamp ω ( o ) T 2 V 8 o in HD 2 k = ST r π k ( k 2 4 ) 2 8( ot o in ω V 2 ) HD3 = ST r 5 π Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/2). EES 247 Lecture 0: S Filter 2005 H. K. Page 59 Ditortion Induced by Opamp Finite Slew Rate Example HD3 [db] V o =V f / f =/32 V o =2V f / f =/2 V o =V V o =2V (Slew-rate / f ) [V] EES 247 Lecture 0: S Filter 2005 H. K. Page 60

31 Ditortion Induced by Finite Slew Rate of the Opamp Note that for a high order witched capacitor filter only the lat tage lewing will affect the output linearity (a long a the previou tage ettle to the required accuracy) an reduce lew limited linearity by uing an amplifier with a higher lew rate only for the lat tage an reduce lew limited linearity by uing cla A/B amplifier Even though the output/input characteritic i non-linear the ignificantly higher lew rate compared to cla A amplifier help improve lew rate induced ditortion In cae where the output i ampled by another ampled data circuit (e.g. an AD or a S/H) no iue with the lewing of the output a long a the output ettle to the required accuracy & i ampled at the right time EES 247 Lecture 0: S Filter 2005 H. K. Page 6 More Realitic Switched-apacitor ircuit Slew Scenario f 2 - I L f 2 I L t=0 At the intant connect to input of opamp (t=0) Opamp not yet active at t=0 due to finite opamp delay Feedforward path from input to output generate a voltage pike at the output Eventually, opamp become active & tart lewing EES 247 Lecture 0: S Filter 2005 H. K. Page 62

32 More Realitic S Slew Scenario -ideal -real -real Including t=0 pike Slewing Linear Settling Slewing Linear Settling Spike generated at t=0 Slewing Linear Settling Slewing Ref: R. atello, Low ltage, Low Power Switched-apacitor Signal Proceing Technique," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Aug. 84 (ERL Memorandum No. UB/ERL M84/67). EES 247 Lecture 0: S Filter 2005 H. K. Page 63

Summary of last lecture

Summary of last lecture EE47 Lecture 0 Switched-capacitor filter Switched-capacitor network electronic noie Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2018

ECEN620: Network Theory Broadband Circuit Design Fall 2018 ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign

More information

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS HAPTE FILTES AND TUNED AMPLIFIES hapter Outline. Filter Traniion, Type and Specification. The Filter Tranfer Function. Butterworth and hebyhev Filter. Firt Order and Second Order Filter Function.5 The

More information

EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS

EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS EES240 Spring 203 Lecture 3: Settling Lingkai Kong Dept. of EES Settling Why intereted in ettling? Ocillocope: track input waveform without ringing AD (witchedcap amplifier): gain a ignal up by a precie

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C8 Introduction to MEMS Deign Fall 007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Science Univerity of California at Berkeley Berkeley, CA 9470 Lecture 5: Output t Sening

More information

Digital Control System

Digital Control System Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE5 - Fall 5 Microelectronic Device and ircuit Lecture 9 Second-Order ircuit Amplifier Frequency Repone Announcement Homework 8 due tomorrow noon Lab 7 next week Reading: hapter.,.3. Lecture Material Lat

More information

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005. SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Follow The Leader Architecture

Follow The Leader Architecture ECE 6(ESS) Follow The Leader Architecture 6 th Order Elliptic andpa Filter A numerical example Objective To deign a 6th order bandpa elliptic filter uing the Follow-the-Leader (FLF) architecture. The pecification

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear

More information

Question 1 Equivalent Circuits

Question 1 Equivalent Circuits MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication

More information

Design of Digital Filters

Design of Digital Filters Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function

More information

Lecture 10 Filtering: Applied Concepts

Lecture 10 Filtering: Applied Concepts Lecture Filtering: Applied Concept In the previou two lecture, you have learned about finite-impule-repone (FIR) and infinite-impule-repone (IIR) filter. In thee lecture, we introduced the concept of filtering

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω

More information

MAE140 Linear Circuits Fall 2012 Final, December 13th

MAE140 Linear Circuits Fall 2012 Final, December 13th MAE40 Linear Circuit Fall 202 Final, December 3th Intruction. Thi exam i open book. You may ue whatever written material you chooe, including your cla note and textbook. You may ue a hand calculator with

More information

Lecture 6: Resonance II. Announcements

Lecture 6: Resonance II. Announcements EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,

More information

Digital Signal Processing

Digital Signal Processing Digital Signal Proceing IIR Filter Deign Manar Mohaien Office: F8 Email: manar.ubhi@kut.ac.kr School of IT Engineering Review of the Precedent Lecture Propertie of FIR Filter Application of FIR Filter

More information

HIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)

HIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS) HIGHER-ORDER FILTERS Cacade of Biquad Filter Follow the Leader Feedbac Filter (FLF) ELEN 6 (ESS) Than for ome of the material to David Hernandez Garduño CASCADE FILTER DESIGN N H ( ) Π H ( ) H ( ) H (

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation

More information

LRA DSP. Multi-Rate DSP. Applications: Oversampling, Undersampling, Quadrature Mirror Filters. Professor L R Arnaut 1

LRA DSP. Multi-Rate DSP. Applications: Oversampling, Undersampling, Quadrature Mirror Filters. Professor L R Arnaut 1 ulti-rate Application: Overampling, Underampling, Quadrature irror Filter Profeor L R Arnaut ulti-rate Overampling Profeor L R Arnaut Optimal Sampling v. Overampling Sampling at Nyquit rate F =F B Allow

More information

Reference:W:\Lib\MathCAD\Default\defaults.mcd

Reference:W:\Lib\MathCAD\Default\defaults.mcd 4/9/9 Page of 5 Reference:W:\Lib\MathCAD\Default\default.mcd. Objective a. Motivation. Finite circuit peed, e.g. amplifier - effect on ignal. E.g. how "fat" an amp do we need for audio? For video? For

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office

More information

Active Filters an Introduction

Active Filters an Introduction Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation

More information

5.5 Application of Frequency Response: Signal Filters

5.5 Application of Frequency Response: Signal Filters 44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order

More information

( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function

( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function ECSE CP7 olution Spring 5 ) Bode plot/tranfer function a. Draw magnitude and phae bode plot for the tranfer function H( ). ( ) ( E4) In your magnitude plot, indicate correction at the pole and zero. Step

More information

Active Filters an Introduction

Active Filters an Introduction Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Chapter 17 Amplifier Frequency Response

Chapter 17 Amplifier Frequency Response hapter 7 Amplifier Frequency epone Microelectronic ircuit Deign ichard. Jaeger Travi N. Blalock 8/0/0 hap 7- hapter Goal eview tranfer function analyi and dominant-pole approximation of amplifier tranfer

More information

Lecture #9 Continuous time filter

Lecture #9 Continuous time filter Lecture #9 Continuou time filter Oliver Faut December 5, 2006 Content Review. Motivation......................................... 2 2 Filter pecification 2 2. Low pa..........................................

More information

Design By Emulation (Indirect Method)

Design By Emulation (Indirect Method) Deign By Emulation (Indirect Method he baic trategy here i, that Given a continuou tranfer function, it i required to find the bet dicrete equivalent uch that the ignal produced by paing an input ignal

More information

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,

More information

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004 METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade

More information

Switched Capacitor Filters (SCF)

Switched Capacitor Filters (SCF) Switched apacitor Filters SF) Passive Filters omponents are R, L, Big, Heavy, discrete Inductors are limited in quality Designed in sdomain Active R filters omponents are Opamps, OTAs, R s and s an be

More information

Chapter 2: Problem Solutions

Chapter 2: Problem Solutions Chapter 2: Solution Dicrete Time Proceing of Continuou Time Signal Sampling à 2.. : Conider a inuoidal ignal and let u ample it at a frequency F 2kHz. xt 3co000t 0. a) Determine and expreion for the ampled

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

The Measurement of DC Voltage Signal Using the UTI

The Measurement of DC Voltage Signal Using the UTI he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,

More information

EE 477 Digital Signal Processing. 4 Sampling; Discrete-Time

EE 477 Digital Signal Processing. 4 Sampling; Discrete-Time EE 477 Digital Signal Proceing 4 Sampling; Dicrete-Time Sampling a Continuou Signal Obtain a equence of ignal ample uing a periodic intantaneou ampler: x [ n] = x( nt ) Often plot dicrete ignal a dot or

More information

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,

More information

SAMPLING. Sampling is the acquisition of a continuous signal at discrete time intervals and is a fundamental concept in real-time signal processing.

SAMPLING. Sampling is the acquisition of a continuous signal at discrete time intervals and is a fundamental concept in real-time signal processing. SAMPLING Sampling i the acquiition of a continuou ignal at dicrete time interval and i a fundamental concept in real-time ignal proceing. he actual ampling operation can alo be defined by the figure belo

More information

Lectures on APPLICATIONS

Lectures on APPLICATIONS APP0 University of alifornia Berkeley ollege of Engineering Department of Electrical Engineering and omputer Science obert W. Brodersen EES40 Analog ircuit Design t ISE Lectures on APPLIATINS t FALL.0V

More information

Sampling and the Discrete Fourier Transform

Sampling and the Discrete Fourier Transform Sampling and the Dicrete Fourier Tranform Sampling Method Sampling i mot commonly done with two device, the ample-and-hold (S/H) and the analog-to-digital-converter (ADC) The S/H acquire a CT ignal at

More information

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking

More information

Homework Assignment No. 3 - Solutions

Homework Assignment No. 3 - Solutions ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems Wolfgang Hofle Wolfgang.Hofle@cern.ch CERN CAS Darmtadt, October 9 Feedback i a mechanim that influence a ytem by looping back an output to the input a concept which i found in abundance in nature and

More information

Linearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters

Linearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters Linearteam tech paper The analyi of fourth-order tate variable filter and it application to Linkwitz- iley filter Janne honen 5.. TBLE OF CONTENTS. NTOCTON.... FOTH-OE LNWTZ-LEY (L TNSFE FNCTON.... TNSFE

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Flat Paband/Stopband Filter T j T j Lowpa Bandpa T j T j Highpa Bandreject Review from Lat

More information

ME 375 FINAL EXAM Wednesday, May 6, 2009

ME 375 FINAL EXAM Wednesday, May 6, 2009 ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.

More information

Lecture 5 Frequency Response of FIR Systems (III)

Lecture 5 Frequency Response of FIR Systems (III) EE3054 Signal and Sytem Lecture 5 Frequency Repone of FIR Sytem (III Yao Wang Polytechnic Univerity Mot of the lide included are extracted from lecture preentation prepared by McClellan and Schafer Licene

More information

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog Chapter Sampling and Quantization.1 Analog and Digital Signal In order to invetigate ampling and quantization, the difference between analog and digital ignal mut be undertood. Analog ignal conit of continuou

More information

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock

More information

Roadmap for Discrete-Time Signal Processing

Roadmap for Discrete-Time Signal Processing EE 4G Note: Chapter 8 Continuou-time Signal co(πf Roadmap for Dicrete-ime Signal Proceing.5 -.5 -..4.6.8..4.6.8 Dicrete-time Signal (Section 8.).5 -.5 -..4.6.8..4.6.8 Sampling Period econd (or ampling

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Discrete-Time Filter (Switched-Capacitor Filter) IC Lab

Discrete-Time Filter (Switched-Capacitor Filter) IC Lab Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -

More information

into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get

into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

Lecture 8 - SISO Loop Design

Lecture 8 - SISO Loop Design Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult

More information

Spring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material

Spring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material Spring 4 EE 445S Real-Time Digital Signal Proceing Laboratory Prof. Evan Homework # Solution on Review of Signal and Sytem Material Problem.. Continuou-Time Sinuoidal Generation. In practice, we cannot

More information

Physics 212. Lecture 8. Today's Concept: Capacitors. Capacitors in a circuits, Dielectrics, Energy in capacitors. Physics 212 Lecture 8, Slide 1

Physics 212. Lecture 8. Today's Concept: Capacitors. Capacitors in a circuits, Dielectrics, Energy in capacitors. Physics 212 Lecture 8, Slide 1 Physics 212 Lecture 8 Today's oncept: apacitors apacitors in a circuits, Dielectrics, Energy in capacitors Physics 212 Lecture 8, Slide 1 Simple apacitor ircuit Q +Q -Q Q= Q Battery has moved charge Q

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial :. PT_EE_A+C_Control Sytem_798 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubanewar olkata Patna Web: E-mail: info@madeeay.in Ph: -4546 CLASS TEST 8-9 ELECTRICAL ENGINEERING Subject

More information

RaneNote BESSEL FILTER CROSSOVER

RaneNote BESSEL FILTER CROSSOVER RaneNote BESSEL FILTER CROSSOVER A Beel Filter Croover, and It Relation to Other Croover Beel Function Phae Shift Group Delay Beel, 3dB Down Introduction One of the way that a croover may be contructed

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

Data Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt

Data Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt Data Converter Overview Introduction Pietro Andreani Dept. of Electrical and Information echnology Lund Univerity, Sweden Introduction he ideal A/D and D/A data converter Sampling Amplitude quantization

More information

EE40 Lec 13. Prof. Nathan Cheung 10/13/2009. Reading: Hambley Chapter Chapter 14.10,14.5

EE40 Lec 13. Prof. Nathan Cheung 10/13/2009. Reading: Hambley Chapter Chapter 14.10,14.5 EE4 Lec 13 Filter and eonance Pro. Nathan Cheung 1/13/9 eading: Hambley Chapter 6.6-6.8 Chapter 14.1,14.5 Slide 1 Common Filter Traner Function v. Freq H ( ) H( ) Low Pa High Pa Frequency H ( ) H ( ) Frequency

More information

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms

( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms EE 33 Linear Signal & Sytem (Fall 08) Solution Set for Homework #0 on Laplace Tranform By: Mr. Houhang Salimian & Prof. Brian L. Evan Problem. a) xt () = ut () ut ( ) From lecture Lut { ()} = and { } t

More information

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT

More information

Liquid cooling

Liquid cooling SKiiPPACK no. 3 4 [ 1- exp (-t/ τ )] + [( P + P )/P ] R [ 1- exp (-t/ τ )] Z tha tot3 = R ν ν tot1 tot tot3 thaa-3 aa 3 ν= 1 3.3.6. Liquid cooling The following table contain the characteritic R ν and

More information

Tuning of High-Power Antenna Resonances by Appropriately Reactive Sources

Tuning of High-Power Antenna Resonances by Appropriately Reactive Sources Senor and Simulation Note Note 50 Augut 005 Tuning of High-Power Antenna Reonance by Appropriately Reactive Source Carl E. Baum Univerity of New Mexico Department of Electrical and Computer Engineering

More information

s 0.068μ s Rearrange the function into a more convenient form and verify that it is still equal to the original.

s 0.068μ s Rearrange the function into a more convenient form and verify that it is still equal to the original. Title: TCS Traner Function Author: Eric Warmbier Decription: Thi document derive the variou traner unction or the TCS ytem on the IRTF. The ytem i broken down into block in a Viio document. A traner unction

More information

Part A: Signal Processing. Professor E. Ambikairajah UNSW, Australia

Part A: Signal Processing. Professor E. Ambikairajah UNSW, Australia Part A: Signal Proceing Chapter 5: Digital Filter Deign 5. Chooing between FIR and IIR filter 5. Deign Technique 5.3 IIR filter Deign 5.3. Impule Invariant Method 5.3. Bilinear Tranformation 5.3.3 Digital

More information

Digital Control System

Digital Control System Digital Control Sytem Summary # he -tranform play an important role in digital control and dicrete ignal proceing. he -tranform i defined a F () f(k) k () A. Example Conider the following equence: f(k)

More information

Gain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays

Gain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays Gain and Phae Margin Baed Delay Dependent Stability Analyi of Two- Area LFC Sytem with Communication Delay Şahin Sönmez and Saffet Ayaun Department of Electrical Engineering, Niğde Ömer Halidemir Univerity,

More information

ECE-202 FINAL December 13, 2016 CIRCLE YOUR DIVISION

ECE-202 FINAL December 13, 2016 CIRCLE YOUR DIVISION ECE-202 Final, Fall 16 1 ECE-202 FINAL December 13, 2016 Name: (Pleae print clearly.) Student Email: CIRCLE YOUR DIVISION DeCarlo- 8:30-9:30 Talavage-9:30-10:30 2021 2022 INSTRUCTIONS There are 35 multiple

More information

RC Circuits. Equipment: Capstone with 850 interface, RLC circuit board, 2 voltage sensors (no alligator clips), 3 leads V C = 1

RC Circuits. Equipment: Capstone with 850 interface, RLC circuit board, 2 voltage sensors (no alligator clips), 3 leads V C = 1 R ircuits Equipment: apstone with 850 interface, RL circuit board, 2 voltage sensors (no alligator clips), 3 leads 1 Introduction The 3 basic linear circuits elements are the resistor, the capacitor, and

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

HOMEWORK ASSIGNMENT #2

HOMEWORK ASSIGNMENT #2 Texa A&M Univerity Electrical Engineering Department ELEN Integrated Active Filter Deign Methodologie Alberto Valde-Garcia TAMU ID# 000 17 September 0, 001 HOMEWORK ASSIGNMENT # PROBLEM 1 Obtain at leat

More information

Root Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0

Root Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0 Objective Root Locu Diagram Upon completion of thi chapter you will be able to: Plot the Root Locu for a given Tranfer Function by varying gain of the ytem, Analye the tability of the ytem from the root

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

Appendix A Butterworth Filtering Transfer Function

Appendix A Butterworth Filtering Transfer Function Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,

More information

ELECTRONIC FILTERS. Celso José Faria de Araújo, M.Sc.

ELECTRONIC FILTERS. Celso José Faria de Araújo, M.Sc. ELECTRONIC FILTERS Celo Joé Faria de Araújo, M.Sc. A Ideal Electronic Filter allow ditortionle tranmiion of a certain band of frequencie and ure all the remaining frequencie of the ectrum of the inut ignal.

More information

Lecture 5 Introduction to control

Lecture 5 Introduction to control Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in

More information

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time

More information

General Topology of a single stage microwave amplifier

General Topology of a single stage microwave amplifier General Topology of a ingle tage microwave amplifier Tak of MATCH network (in and out): To preent at the active device uitable impedance Z and Z S Deign Step The deign of a mall ignal microwave amplifier

More information

Designing Circuits Synthesis - Lego

Designing Circuits Synthesis - Lego Deigning Circuit Synthei Lego Port a pair of terminal to a cct Oneport cct; meaure I and at ame port I Drivingpoint impedance input impedance equiv impedance Twoport Tranfer function; meaure input at one

More information

MM1: Basic Concept (I): System and its Variables

MM1: Basic Concept (I): System and its Variables MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in

More information

Second-order filters. EE 230 second-order filters 1

Second-order filters. EE 230 second-order filters 1 Second-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polynomials in the numerator. Use two

More information

EE482: Digital Signal Processing Applications

EE482: Digital Signal Processing Applications Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 05 IIR Design 14/03/04 http://www.ee.unlv.edu/~b1morris/ee482/

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA AA-3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA -3 AA-3 High Order OA-C Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OA-C

More information