Summary of last lecture

Size: px
Start display at page:

Download "Summary of last lecture"

Transcription

1 EE47 Lecture 0 Switched-capacitor filter Switched-capacitor network electronic noie Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter Termination implementation Tranmiion zero implementation Switched-capacitor filter deign conideration Switched-capacitor filter utilizing double ampling technique Effect of non-idealitie EES 47 Lecture 0: S Filter 006 H. K. Page Summary of lat lecture ontinuou-time filter continued Variou Gm- filter implementation omparion of continuou-time filter topologie Switched-capacitor filter Emulating reitor via witched-capacitor network t order witched-capacitor filter Switch-capacitor filter conideration: Iue of aliaing and how to avoid it Sample at high enough frequency o that the entire range of ignal including the paraitic are at freq < f / Ue of anti-aliaing prefilter Effect of ample and hold EES 47 Lecture 0: S Filter 006 H. K. Page

2 Switched-apacitor Network Noie φ φ During φ high: Reitance of witch S (R on S ) produce a noie voltage on with variance kt/ (lecture - firt order filter noie) v IN S S v OUT The correponding noie charge i: R on S Q = V =. kt/ = kt φ low: S open Thi charge i ampled EES 47 Lecture 0: S Filter 006 H. K. Page 3 Switched-apacitor Noie φ φ During φ high: Reitance of witch S contribute to an uncorrelated noie charge on at the end of φ : with variance kt/ v IN S S v OUT Mean-quared noie charge tranferred from v IN to v OUT per ample period i: R on S Q =kt EES 47 Lecture 0: S Filter 006 H. K. Page 4

3 Switched-apacitor Noie The mean-quared noie current due to S and S kt/ noie i : ( ) Since i= Q then i = Qf k Tf t = B Thi noie i approximately white and ditributed between 0 and f / (noie pectra ingle ided by convention) The pectral denity of the noie i: k Tf i = B = 4k B Tf Δf f i 4k B T Since R EQ = then: = f Δf R EQ S.. reitor noie = a phyical reitor noie with ame value! EES 47 Lecture 0: S Filter 006 H. K. Page 5 Sampling Noie from S S/H Periodic Noie Analyi SpectreRF Netlit ahdl_include "zoh.def" Netlit imoption option reltol=0u vabtol=n iabtol=p Vclk 00n 00kOhm R S Vrc ZOH Vrc_hold PNOISE Analyi PNOISE weep from 0 to 0.0M (037 tep) pf ZOH T = 00n SpectreRF PNOISE: check 00kOhm R noietype=timedomain ltage NOISE VNOISE noietimepoint=[ ] pf a alternative to ZOH. noiekipcount=large might peed up thing in thi cae. PSS p period=00n maxacfreq=.5g errpreet=conervative PNOISE ( Vrc_hold 0 ) pnoie tart=0 top=0m lin=500 maxideband=0 EES 47 Lecture 0: S Filter 006 H. K. Page 6

4 Sampled Noie Spectrum Denity of ampled noie including inc ditortion Sampled noie normalized denity corrected for inc ditortion EES 47 Lecture 0: S Filter 006 H. K. Page 7 Total Noie Sampled imulated noie in 0 f /: 6.μV rm (expect 64μV for pf) EES 47 Lecture 0: S Filter 006 H. K. Page 8

5 Switched-apacitor Integrator - φ φ φ φ I - T=/f for fignal<< fampling f V 0 = V dt in I ω 0 = f I Main advantage: No tuning needed critical frequency function of ratio of capacitor & clock freq. EES 47 Lecture 0: S Filter 006 H. K. Page 9 Switched-apacitor Integrator φ I φ - φ φ T=/f φ I φ - - I φ High harged to φ High harge tranferred from to I EES 47 Lecture 0: S Filter 006 H. K. Page 0

6 ontinuou-time veru Dicrete Time Analyi Approach ontinuou-time Dicrete-Time Write differential equation Laplace tranform (F()) Let =jω F(jω) Plot F(jω), phae(f(jω) Write difference equation relate output equence to input equence Ue delay operator z - to tranform the recurive realization to algebraic equation in z domain Set z= e jωt [(n )T ] V o(nt ) = V i... ( ) Z = z V i ( z)... Plot mag./phae veru frequency EES 47 Lecture 0: S Filter 006 H. K. Page Dicrete Time Deign Flow Tranforming the recurive realization to algebraic equation in z domain: Ue delay operator z : nt... (n )T... z (n /)T /... z (n )T... z (n /)T /... z * Note: z = e jωt = co(ωt ) j in(ωt ) EES 47 Lecture 0: S Filter 006 H. K. Page

7 Switched-apacitor Integrator Output Sampled on φ φ φ I - φ φ φ φ φ φ lock V EES 47 Lecture 0: S Filter 006 H. K. Page 3 (n-3/)t Switched-apacitor Integrator (n-)t (n-/)t nt (n/)t (n)t φ φ φ φ φ lock V Φ Q [(n-)t ]= V i [(n-)t ], Q I [(n-)t ] = Q I [(n-)t ] Φ Q [(n-/) T ] = 0, Q I [(n-/) T ] = Q I [(n-) T ] Q [(n-) T ] Φ _ Q [nt ] = V i [nt ], Q I [nt ] = Q I [(n-) T ] Q [(n-) T ] Since V o = - Q I / I & V i = Q / I V o (nt ) = I V o [(n-) T ] - V i [(n-) T ] EES 47 Lecture 0: S Filter 006 H. K. Page 4

8 Switched-apacitor Integrator Output Sampled on φ φ φ I - φ I V o(nt ) = I (n )T V in (n )T V o(nt ) = (n )T V I in (n )T V o(z) = Z V o(z) Z V I in (Z) V o Z (Z) = V I Z in DDI (Direct-Tranform Dicrete Integrator) EES 47 Lecture 0: S Filter 006 H. K. Page 5 z-domain Frequency Repone LHP ingularitie in -plane map into inide of unit-circle in z-domain RHP ingularitie in -plane map into outide of unitcircle in z-domain The jω axi map onto the unit-circle Particular value: f = 0 z = f = f / z = - imag. axi in -domain f = f / LHP in -domain z-plane f = 0 EES 47 Lecture 0: S Filter 006 H. K. Page 6

9 z-domain Frequency Repone The frequency repone i obtained by evaluating H(z) on the unit circle at: z = e jωt = co(ωt ) j in(ωt ) Once z=- (f /) i reached, the frequency repone repeat, a expected The angle to the pole i equal to 360 (or π radian) time the ratio of the pole frequency to the ampling frequency (co(ωt ),in(ωt )) πf f S z-plane EES 47 Lecture 0: S Filter 006 H. K. Page 7 Switched-apacitor Direct-Tranform Dicrete Integrator φ I φ - φ V o V in (z) = z I z I z = EES 47 Lecture 0: S Filter 006 H. K. Page 8

10 DDI Integrator Pole-Zero Map in z-plane z -=0 z = on unit circle f Pole from f 0 in -plane mapped to z = A frequency increae z domain pole move on unit circle (W) f = f / f increaing (z-) Once pole get to: z=- (f=f /) frequency repone repeat z-plane EES 47 Lecture 0: S Filter 006 H. K. Page 9 DDI Switched-apacitor Integrator I φ φ I - φ z jωt (z) =, z= e I V z in j T / j j e ω α α = = ince: inα = e e I jωt I jωt / jωt / e e e j jωt / = j e I in( ωt/) ωt/ jωt / = e I jω T in( ωt/) Phae Error Ideal Integrator Magnitude Error EES 47 Lecture 0: S Filter 006 H. K. Page 0

11 DDI Switched-apacitor Integrator I φ φ I - φ Example: Mag. & phae error for: - f / f =/ Mag. error = % or 0.dB Phae error=5 degree Q intg = f / f =/3 Mag. error=0.6% or 0.04dB Phae error=5.6 degree Q intg = -0. DDI Integrator: magnitude error no problem phae error major problem EES 47 Lecture 0: S Filter 006 H. K. Page 5 th Order Low-Pa Switched apacitor Filter jω Built with DDI Integrator jω ω -plane oare View -plane Fine View σ σ Example: 5th Order Elliptic Filter Ideal Pole Singularitie puhed Ideal Zero -ω toward RHP due to DDI Pole integrator exce phae DDI Zero EES 47 Lecture 0: S Filter 006 H. K. Page

12 H( jω) Paband Peaking Switched apacitor Filter Build with DDI Integrator S DDI baed Filter Zero lot! f / ontinuou-time Prototype Frequency (Hz) f f f EES 47 Lecture 0: S Filter 006 H. K. Page 3 Switched-apacitor Integrator Output Sampled on φ I φ φ I - φ Sample output ½ clock cycle earlier Sample output on φ EES 47 Lecture 0: S Filter 006 H. K. Page 4

13 (n-3/)t Switched-apacitor Integrator Output Sampled on φ (n-)t (n-/)t nt (n/)t φ φ φ φ φ (n)t lock V Φ Q [(n-)t ]= V i [(n-)t ], Q I [(n-)t ] = Q I [(n-3/)t ] Φ Q [(n-/) T ] = 0, Q I [(n-/) T ] = Q I [(n-3/) T ] Q [(n-) T ] Φ _ Q [nt ] = V i [nt ], Q I [nt ] = Q I [(n-) T ] Q [(n-) T ] Φ Q [(n/) T ] = 0, Q I [(n/) T ] = Q I [(n-/) T ] Q [n T ] EES 47 Lecture 0: S Filter 006 H. K. Page 5 Switched-apacitor Integrator Output Sampled on φ (n-3/)t (n-)t (n-/)t nt (n)t φ φ φ φ φ lock V Q I [(n/) T ] = Q I [(n-/) T ] Q [n T ] V o = - Q I / I & V i = Q / I V o [(n/) T ] = I V o [(n-/) T ] - V i [n T ] Uing the z operator rule: V o z / (z) = I V o z / = I V o z -/ - V I i V z in EES 47 Lecture 0: S Filter 006 H. K. Page 6

14 LDI Switched-apacitor Integrator LDI (Lole Dicrete Integrator) ame a DDI but output i ampled ½ clock cycle earlier LDI V o z / jωt (z) =, z= e I V z in e jωt / = = I jωt I jωt/ jωt/ e e e = j I in( ωt/) I φ φ I - φ = I jω T Ideal Integrator ωt/ in( ωt/) Magnitude Error No Phae Error! For ignal at frequencie << ampling freq. Magnitude error negligible EES 47 Lecture 0: S Filter 006 H. K. Page 7 Frequency Warping Frequency repone ontinuou time (-plane): imaginary axi Sampled time (z-plane): unit circle ontinuou to ampled time tranformation Should map imaginary axi onto unit circle How do S.. integrator map frequencie? z H S.. (z) = int z = int jinπ ft EES 47 Lecture 0: S Filter 006 H. K. Page 8

15 T S Integrator omparion H R T Integrator S Integrator () = z τ H S (z) = int z = π jf R τ = int jinπ f S T Identical time contant: int τ = R = f Set: H R (f R ) = H S (f S ) f R f f = π π in f S EES 47 Lecture 0: S Filter 006 H. K. Page 9 LDI Integration f S /f /π f R /f Slope= f R f f = π π in f S R frequencie up to f /π map to phyical (real) S frequencie Frequencie above f /π do not map to phyical frequencie Mapping i ymmetric about f / (aliaing) Accurate only for f R << f EES 47 Lecture 0: S Filter 006 H. K. Page 30

16 H( jω) Switched-apacitor Filter Built with LDI Integrator Zero Preerved f / Frequency f (Hz) f f EES 47 Lecture 0: S Filter 006 H. K. Page 3 Switched-apacitor Integrator Paraitic Senitivity φ I φ - p p3 p Effect of paraitic capacitor: - p - driven by opamp o.k. - p - at opamp virtual gnd o.k. 3- p3 harge to & dicharge into I Problem paraitic enitivity EES 47 Lecture 0: S Filter 006 H. K. Page 3

17 Paraitic Inenitive Bottom-Plate Switched-apacitor Integrator Senitive paraitic cap. p rearrange circuit o that p charge/dicharge φ= p grounded doe not φ= p at virtual ground φ φ I EES 47 Lecture 0: S Filter 006 H. K. Page 33 Bottom Plate Switched-apacitor Integrator Vi φ φ - Note: Different delay from Vi & Vi- to either output Special attention needed for input/output connection I φ φ Vi on φ p - Vi p Vi- Solution: Bottom plate capacitor integrator Vi- Vion φ Output/Input z-tranform on φ on φ z z I z I z z I I z z EES 47 Lecture 0: S Filter 006 H. K. Page 34

18 Bottom Plate Switched-apacitor Integrator z-tranform Model Vi φ φ I z -z z z z Input/Output z-tranform z z Viφ φ Vi Vi- I I z z z z LDI EES 47 Lecture 0: S Filter 006 H. K. Page 35 LDI Switched-apacitor Ladder Filter - τ 3 τ 4 τ z z I I z z z I z z z z z z I z I I Delay around integrator loop i (z -/. z / =) LDI function EES 47 Lecture 0: S Filter 006 H. K. Page 36

19 Switched-apacitor LDI Reonator Reonator Signal Flowgraph ω φ φ ω φ φ ω f = = R eq ω f 3 = = R eq3 4 4 EES 47 Lecture 0: S Filter 006 H. K. Page 37 Fully Differential Switched-apacitor Reonator φ φ φ φ EES 47 Lecture 0: S Filter 006 H. K. Page 38

20 Switched-apacitor LDI Bandpa Filter Utilizing ontinuou-time Termination Bandpa Filter Signal Flowgraph ω0 V i -/Q V o Q V o ω0 3 ω f 0 = = 4 Q = Q V o V i EES 47 Lecture 0: S Filter 006 H. K. Page 39 -Plane veru z-plane Example: nd Order LDI Bandpa Filter -plane jω z-plane σ EES 47 Lecture 0: S Filter 006 H. K. Page 40

21 Switched-apacitor LDI Bandpa Filter ontinuou-time Termination f f 0 = π f Δ f = 0 Q Q = f π 4 Both accurately determined by cap ratio & clock frequency 0-3dB Magnitude (db) Δf 0. 0 f 0 Frequency EES 47 Lecture 0: S Filter 006 H. K. Page 4 Fifth Order All-Pole LDI Low-Pa Ladder Filter omplex onjugate Termination Termination Reitor Termination Reitor omplex conjugate termination (alternate phae witching) Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 4

22 Fifth-Order All-Pole Low-Pa Ladder Filter Termination Implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 43 Sixth-Order Elliptic LDI Bandpa Filter Tranmiion Zero Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 44

23 Ue of T-Network High Q filter large cap. ratio for Q & tranmiion zero implementation To reduce large ratio required T-network utilized Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 45 Sixth Order Elliptic Bandpa Filter Utilizing T-Network Q implementation Zero T-network utilized for: Q implemention Tranmiion zero implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 46

24 Switched-apacitor Reonator φ φ φ φ Regular ampling Each opamp buy ettling only during one of the two clock phae Idle during the other clock phae EES 47 Lecture 0: S Filter 006 H. K. Page 47 Switched-apacitor Reonator Uing Double-Sampling Double-ampling: nd et of witche & ampling cap added to all integrator While one et of witche/cap ampling the other et tranfer charge into the intg. cap Opamp buy during both clock phae Effective ampling freq. twice clock freq. while opamp bandwidth requirement remain the ame EES 47 Lecture 0: S Filter 006 H. K. Page 48

25 Double-Sampling Iue f clock f = f clock Iue to be aware of: - Jitter in the clock - Unequal clock phae -Mimatch in ampling cap. paraitic paband Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 49 Double-Sampled Fully Differential S.. 6 th Order All-Pole Bandpa Filter Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 47 Lecture 0: S Filter 006 H. K. Page 50

26 Sixth Order Bandpa Filter Signal Flowgraph γ γ V out ω 0 ω 0 Q ω0 ω0 ω0 ω0 Q γ γ EES 47 Lecture 0: S Filter 006 H. K. Page 5 Double-Sampled Fully Differential 6 th Order S.. All-Pole Bandpa Filter -ont. time termination (Q) implementation -Folded-acode opamp with f u = 00MHz ued -enter freq. 3.MHz, filter Q=55 -lock freq..83mhz effective overampling ratio 8.7 -Meaured dynamic range 46dB (IM3=%) Ref: B.S. Song, P.R. Gray "Switched-apacitor High-Q Bandpa Filter for IF Application," IEEE Journal of Solid State ircuit, l., No. 6, pp , Dec EES 47 Lecture 0: S Filter 006 H. K. Page 5

27 Effect of Opamp Nonidealitie on Switched apacitor Filter Behaviour Opamp finite gain Opamp finite bandwidth Finite lew rate of the opamp EES 47 Lecture 0: S Filter 006 H. K. Page 53 Effect of Opamp Non-Idealitie Finite D Gain φ φ I H() f I f I a ωo H() ω o a Vi Vi- - D Gain = a Input/Output z-tranform Q a Finite D gain ame effect in S.. filter a for.t. filter EES 47 Lecture 0: S Filter 006 H. K. Page 54

28 Effect of Opamp Non-Idealitie Finite Opamp Bandwidth Vi Vi- φ φ I - Input/Output z-tranform Unity-gain-freq. = f t V o φ ettling error time T=/f Aumption- Opamp doe not lew (will be reviited) Opamp ha only one pole exponential ettling Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 55 Vi Vi- φ φ Effect of Opamp Non-Idealitie Finite Opamp Bandwidth - Input/Output z-tranform Unity-gain-freq. = f t I k k I H actual (Z) H e e Z ideal(z) I where k = π I ft I f ft Opamp unity gain frequency, f lock frequency Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. V o φ ettling error T=/f time EES 47 Lecture 0: S Filter 006 H. K. Page 56

29 Effect of Opamp Finite Bandwidth on Filter Magnitude Repone Τ non-ideal / Τ ideal (db) Magnitude deviation due to finite opamp unity-gainfrequency Active R f c /f =/3 f c /f =/ Example: nd order bandpa with Q=5 f c /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 57 Effect of Opamp Finite Bandwidth on Filter Magnitude Repone Τ non-ideal / Τ ideal Example: For db magnitude repone deviation: - f c /f =/ f c /f t ~0.04 f t >5f c - f c /f =/3 f c /f t ~0.0 f t >45f c (db) Active R f c /f =/3 f c /f =/ 3- ont.-time f c /f t ~/700 f t >500f c fc /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 58

30 Effect of Opamp Finite Bandwidth Maximum Achievable Q Max. allowable biquad Q for peak gain change <0% Overampling Ratio.T. filter f c /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 59 Example: For Q of 40 required Max. allowable biquad Q for peak gain change <0% - f c /f =/3 f c /f t ~0.0 f t >50f c - f c /f =/ f c /f t ~0.035 f t >8f c Effect of Opamp Finite Bandwidth Maximum Achievable Q 3- f c /f =/6.T. filter f c /f t ~0.05 f t >0f c f c /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 60

31 Effect of Opamp Finite Bandwidth on Filter ritical Frequency Δω c /ω c ritical frequency deviation due to finite opamp unity-gainfrequency Example: nd order filter Active R f c /f =/3 f c /f =/ f c /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 6 Effect of Opamp Finite Bandwidth on Filter ritical Frequency Example: For maximum critical frequency hift of <% - f c /f =/3 f c /f t ~0.08 f t >36f c - f c /f =/ f c /f t ~0.046 f t >f c Δω c /ω c Active R f c /f =/3 f c /f =/ 3- Active R f c /f t ~0.008 f t >5f c.t. filter f c /f t Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-8, no. 8, pp. 8-89, Aug 98. EES 47 Lecture 0: S Filter 006 H. K. Page 6

32 Source of Ditortion in Switched- apacitor Filter Ditortion induced by finite lew rate of the opamp Opamp output/input tranfer characteritic non-linearity apacitor non-linearity Ditortion incurred by finite etting time of the opamp Ditortion due to witch clock feed-through and charge injection EES 47 Lecture 0: S Filter 006 H. K. Page 63 What i Slewing? I φ - I L V o Viφ Vi Aumption: Integrator opamp i a imple cla A tranconductance type differential pair with fixed tail current I I EES 47 Lecture 0: S Filter 006 H. K. Page 64

33 What i Slewing? I o Slope ~ g m I V o V max V in φ I o L I max =I Vi- I Vi V > V max Output current contant I o =I V o ramp up/down Slewing After Vc i dicharged enough to have: V <V max I o =gm V Exponential or over-hoot ettling EES 47 Lecture 0: S Filter 006 H. K. Page 65 Ditortion Induced by Opamp Finite Slew Rate EES 47 Lecture 0: S Filter 006 H. K. Page 66

34 Ideal Switched-apacitor Output Waveform φ - I lock φ φ I φ - Vc φ High harge tranferred from to I EES 47 Lecture 0: S Filter 006 H. K. Page 67 Slew Limited Switched-apacitor Output Settling lock φ φ -ideal -real Slewing Linear Settling Slewing Linear Settling EES 47 Lecture 0: S Filter 006 H. K. Page 68

35 Ditortion Induced by Finite Slew Rate of the Opamp Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/). EES 47 Lecture 0: S Filter 006 H. K. Page 69 Ditortion Induced by Opamp Finite Slew Rate Error due to exponential ettling change linearly with ignal amplitude Error due to lew-limited ettling change non-linearly with ignal amplitude (doubling ignal amplitude X4 error) For high-linearity need to have either high lew rate or non-lewing opamp ω ( o ) T V 8 o in HD k = ST r πk ( k 4 ) 8( ot o in ω V ) HD3 = ST r 5 π Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/). EES 47 Lecture 0: S Filter 006 H. K. Page 70

36 Ditortion Induced by Opamp Finite Slew Rate Example HD3 [db] V o =V f / f =/3 V o =V f / f =/ V o =V V o =V (Slew-rate / f ) [V] EES 47 Lecture 0: S Filter 006 H. K. Page 7 Ditortion Induced by Finite Slew Rate of the Opamp Note that for a high order witched capacitor filter only the lat tage lewing will affect the output linearity (a long a the previou tage ettle to the required accuracy) an reduce lew limited linearity by uing an amplifier with a higher lew rate only for the lat tage an reduce lew limited linearity by uing cla A/B amplifier Even though the output/input characteritic i non-linear the ignificantly higher lew rate compared to cla A amplifier help improve lew rate induced ditortion In cae where the output i ampled by another ampled data circuit (e.g. an AD or a S/H) no iue with the lewing of the output a long a the output ettle to the required accuracy & i ampled at the right time EES 47 Lecture 0: S Filter 006 H. K. Page 7

EE247 Lecture 10. Switched-Capacitor Integrator C

EE247 Lecture 10. Switched-Capacitor Integrator C EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2018

ECEN620: Network Theory Broadband Circuit Design Fall 2018 ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign

More information

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS HAPTE FILTES AND TUNED AMPLIFIES hapter Outline. Filter Traniion, Type and Specification. The Filter Tranfer Function. Butterworth and hebyhev Filter. Firt Order and Second Order Filter Function.5 The

More information

Question 1 Equivalent Circuits

Question 1 Equivalent Circuits MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω

More information

Digital Control System

Digital Control System Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital

More information

EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS

EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS EES240 Spring 203 Lecture 3: Settling Lingkai Kong Dept. of EES Settling Why intereted in ettling? Ocillocope: track input waveform without ringing AD (witchedcap amplifier): gain a ignal up by a precie

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE5 - Fall 5 Microelectronic Device and ircuit Lecture 9 Second-Order ircuit Amplifier Frequency Repone Announcement Homework 8 due tomorrow noon Lab 7 next week Reading: hapter.,.3. Lecture Material Lat

More information

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005. SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to

More information

Switched-Capacitor Filters

Switched-Capacitor Filters Switched-Capacitor Filters Analog sampled-data filters: Continuous amplitude Quantized time Applications: Oversampled and D/A converters Analog front-ends (CDS, etc) Standalone filters E.g. National Semiconductor

More information

Design of Digital Filters

Design of Digital Filters Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear

More information

Follow The Leader Architecture

Follow The Leader Architecture ECE 6(ESS) Follow The Leader Architecture 6 th Order Elliptic andpa Filter A numerical example Objective To deign a 6th order bandpa elliptic filter uing the Follow-the-Leader (FLF) architecture. The pecification

More information

Lecture 6: Resonance II. Announcements

Lecture 6: Resonance II. Announcements EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,

More information

Lecture 10 Filtering: Applied Concepts

Lecture 10 Filtering: Applied Concepts Lecture Filtering: Applied Concept In the previou two lecture, you have learned about finite-impule-repone (FIR) and infinite-impule-repone (IIR) filter. In thee lecture, we introduced the concept of filtering

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C8 Introduction to MEMS Deign Fall 007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Science Univerity of California at Berkeley Berkeley, CA 9470 Lecture 5: Output t Sening

More information

MAE140 Linear Circuits Fall 2012 Final, December 13th

MAE140 Linear Circuits Fall 2012 Final, December 13th MAE40 Linear Circuit Fall 202 Final, December 3th Intruction. Thi exam i open book. You may ue whatever written material you chooe, including your cla note and textbook. You may ue a hand calculator with

More information

HIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)

HIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS) HIGHER-ORDER FILTERS Cacade of Biquad Filter Follow the Leader Feedbac Filter (FLF) ELEN 6 (ESS) Than for ome of the material to David Hernandez Garduño CASCADE FILTER DESIGN N H ( ) Π H ( ) H ( ) H (

More information

Reference:W:\Lib\MathCAD\Default\defaults.mcd

Reference:W:\Lib\MathCAD\Default\defaults.mcd 4/9/9 Page of 5 Reference:W:\Lib\MathCAD\Default\default.mcd. Objective a. Motivation. Finite circuit peed, e.g. amplifier - effect on ignal. E.g. how "fat" an amp do we need for audio? For video? For

More information

Digital Signal Processing

Digital Signal Processing Digital Signal Proceing IIR Filter Deign Manar Mohaien Office: F8 Email: manar.ubhi@kut.ac.kr School of IT Engineering Review of the Precedent Lecture Propertie of FIR Filter Application of FIR Filter

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog Chapter Sampling and Quantization.1 Analog and Digital Signal In order to invetigate ampling and quantization, the difference between analog and digital ignal mut be undertood. Analog ignal conit of continuou

More information

Chapter 2: Problem Solutions

Chapter 2: Problem Solutions Chapter 2: Solution Dicrete Time Proceing of Continuou Time Signal Sampling à 2.. : Conider a inuoidal ignal and let u ample it at a frequency F 2kHz. xt 3co000t 0. a) Determine and expreion for the ampled

More information

LRA DSP. Multi-Rate DSP. Applications: Oversampling, Undersampling, Quadrature Mirror Filters. Professor L R Arnaut 1

LRA DSP. Multi-Rate DSP. Applications: Oversampling, Undersampling, Quadrature Mirror Filters. Professor L R Arnaut 1 ulti-rate Application: Overampling, Underampling, Quadrature irror Filter Profeor L R Arnaut ulti-rate Overampling Profeor L R Arnaut Optimal Sampling v. Overampling Sampling at Nyquit rate F =F B Allow

More information

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,

More information

5.5 Application of Frequency Response: Signal Filters

5.5 Application of Frequency Response: Signal Filters 44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order

More information

Chapter 17 Amplifier Frequency Response

Chapter 17 Amplifier Frequency Response hapter 7 Amplifier Frequency epone Microelectronic ircuit Deign ichard. Jaeger Travi N. Blalock 8/0/0 hap 7- hapter Goal eview tranfer function analyi and dominant-pole approximation of amplifier tranfer

More information

Homework Assignment No. 3 - Solutions

Homework Assignment No. 3 - Solutions ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation

More information

Lecture #9 Continuous time filter

Lecture #9 Continuous time filter Lecture #9 Continuou time filter Oliver Faut December 5, 2006 Content Review. Motivation......................................... 2 2 Filter pecification 2 2. Low pa..........................................

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation

More information

Sampling and the Discrete Fourier Transform

Sampling and the Discrete Fourier Transform Sampling and the Dicrete Fourier Tranform Sampling Method Sampling i mot commonly done with two device, the ample-and-hold (S/H) and the analog-to-digital-converter (ADC) The S/H acquire a CT ignal at

More information

Roadmap for Discrete-Time Signal Processing

Roadmap for Discrete-Time Signal Processing EE 4G Note: Chapter 8 Continuou-time Signal co(πf Roadmap for Dicrete-ime Signal Proceing.5 -.5 -..4.6.8..4.6.8 Dicrete-time Signal (Section 8.).5 -.5 -..4.6.8..4.6.8 Sampling Period econd (or ampling

More information

EE 477 Digital Signal Processing. 4 Sampling; Discrete-Time

EE 477 Digital Signal Processing. 4 Sampling; Discrete-Time EE 477 Digital Signal Proceing 4 Sampling; Dicrete-Time Sampling a Continuou Signal Obtain a equence of ignal ample uing a periodic intantaneou ampler: x [ n] = x( nt ) Often plot dicrete ignal a dot or

More information

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems Wolfgang Hofle Wolfgang.Hofle@cern.ch CERN CAS Darmtadt, October 9 Feedback i a mechanim that influence a ytem by looping back an output to the input a concept which i found in abundance in nature and

More information

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking

More information

Tuning of High-Power Antenna Resonances by Appropriately Reactive Sources

Tuning of High-Power Antenna Resonances by Appropriately Reactive Sources Senor and Simulation Note Note 50 Augut 005 Tuning of High-Power Antenna Reonance by Appropriately Reactive Source Carl E. Baum Univerity of New Mexico Department of Electrical and Computer Engineering

More information

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,

More information

into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get

into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}

More information

Active Filters an Introduction

Active Filters an Introduction Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)

More information

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004 METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade

More information

The Measurement of DC Voltage Signal Using the UTI

The Measurement of DC Voltage Signal Using the UTI he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,

More information

Design By Emulation (Indirect Method)

Design By Emulation (Indirect Method) Deign By Emulation (Indirect Method he baic trategy here i, that Given a continuou tranfer function, it i required to find the bet dicrete equivalent uch that the ignal produced by paing an input ignal

More information

ME 375 FINAL EXAM Wednesday, May 6, 2009

ME 375 FINAL EXAM Wednesday, May 6, 2009 ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.

More information

Properties of Z-transform Transform 1 Linearity a

Properties of Z-transform Transform 1 Linearity a Midterm 3 (Fall 6 of EEG:. Thi midterm conit of eight ingle-ided page. The firt three page contain variou table followed by FOUR eam quetion and one etra workheet. You can tear out any page but make ure

More information

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -

More information

Active Filters an Introduction

Active Filters an Introduction Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)

More information

Gain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays

Gain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays Gain and Phae Margin Baed Delay Dependent Stability Analyi of Two- Area LFC Sytem with Communication Delay Şahin Sönmez and Saffet Ayaun Department of Electrical Engineering, Niğde Ömer Halidemir Univerity,

More information

ECE-202 FINAL December 13, 2016 CIRCLE YOUR DIVISION

ECE-202 FINAL December 13, 2016 CIRCLE YOUR DIVISION ECE-202 Final, Fall 16 1 ECE-202 FINAL December 13, 2016 Name: (Pleae print clearly.) Student Email: CIRCLE YOUR DIVISION DeCarlo- 8:30-9:30 Talavage-9:30-10:30 2021 2022 INSTRUCTIONS There are 35 multiple

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office

More information

( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function

( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function ECSE CP7 olution Spring 5 ) Bode plot/tranfer function a. Draw magnitude and phae bode plot for the tranfer function H( ). ( ) ( E4) In your magnitude plot, indicate correction at the pole and zero. Step

More information

A New Method For Simultaneously Measuring And Analyzing PLL Transfer Function And Noise Processes

A New Method For Simultaneously Measuring And Analyzing PLL Transfer Function And Noise Processes A New Method For Simultaneouly Meauring And Analyzing PLL Tranfer Function And Noie Procee Mike Li CTO, Ph.D. Jan Wiltrup Corporate Conultant 1 Outline Introduction Phae Locked-Loop (PLL) and Noie Procee

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Data Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt

Data Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt Data Converter Overview Introduction Pietro Andreani Dept. of Electrical and Information echnology Lund Univerity, Sweden Introduction he ideal A/D and D/A data converter Sampling Amplitude quantization

More information

Linearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters

Linearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters Linearteam tech paper The analyi of fourth-order tate variable filter and it application to Linkwitz- iley filter Janne honen 5.. TBLE OF CONTENTS. NTOCTON.... FOTH-OE LNWTZ-LEY (L TNSFE FNCTON.... TNSFE

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Digital Control System

Digital Control System Digital Control Sytem Summary # he -tranform play an important role in digital control and dicrete ignal proceing. he -tranform i defined a F () f(k) k () A. Example Conider the following equence: f(k)

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Lecture 8 - SISO Loop Design

Lecture 8 - SISO Loop Design Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial :. PT_EE_A+C_Control Sytem_798 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubanewar olkata Patna Web: E-mail: info@madeeay.in Ph: -4546 CLASS TEST 8-9 ELECTRICAL ENGINEERING Subject

More information

NOTE: The items d) and e) of Question 4 gave you bonus marks.

NOTE: The items d) and e) of Question 4 gave you bonus marks. MAE 40 Linear ircuit Summer 2007 Final Solution NOTE: The item d) and e) of Quetion 4 gave you bonu mark. Quetion [Equivalent irciut] [4 mark] Find the equivalent impedance between terminal A and B in

More information

Root Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0

Root Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0 Objective Root Locu Diagram Upon completion of thi chapter you will be able to: Plot the Root Locu for a given Tranfer Function by varying gain of the ytem, Analye the tability of the ytem from the root

More information

Lecture 5 Frequency Response of FIR Systems (III)

Lecture 5 Frequency Response of FIR Systems (III) EE3054 Signal and Sytem Lecture 5 Frequency Repone of FIR Sytem (III Yao Wang Polytechnic Univerity Mot of the lide included are extracted from lecture preentation prepared by McClellan and Schafer Licene

More information

Module 4: Time Response of discrete time systems Lecture Note 1

Module 4: Time Response of discrete time systems Lecture Note 1 Digital Control Module 4 Lecture Module 4: ime Repone of dicrete time ytem Lecture Note ime Repone of dicrete time ytem Abolute tability i a baic requirement of all control ytem. Apart from that, good

More information

Exercises for lectures 20 Digital Control

Exercises for lectures 20 Digital Control Exercie for lecture 0 Digital Control Micael Šebek Automatic control 06-4- Sampling: and z relationip for complex pole Continuou ignal Laplace tranform wit pole Dicrete ignal z-tranform, t y( t) e in t,

More information

( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms

( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms EE 33 Linear Signal & Sytem (Fall 08) Solution Set for Homework #0 on Laplace Tranform By: Mr. Houhang Salimian & Prof. Brian L. Evan Problem. a) xt () = ut () ut ( ) From lecture Lut { ()} = and { } t

More information

Liquid cooling

Liquid cooling SKiiPPACK no. 3 4 [ 1- exp (-t/ τ )] + [( P + P )/P ] R [ 1- exp (-t/ τ )] Z tha tot3 = R ν ν tot1 tot tot3 thaa-3 aa 3 ν= 1 3.3.6. Liquid cooling The following table contain the characteritic R ν and

More information

Solutions. Digital Control Systems ( ) 120 minutes examination time + 15 minutes reading time at the beginning of the exam

Solutions. Digital Control Systems ( ) 120 minutes examination time + 15 minutes reading time at the beginning of the exam BSc - Sample Examination Digital Control Sytem (5-588-) Prof. L. Guzzella Solution Exam Duration: Number of Quetion: Rating: Permitted aid: minute examination time + 5 minute reading time at the beginning

More information

SAMPLING. Sampling is the acquisition of a continuous signal at discrete time intervals and is a fundamental concept in real-time signal processing.

SAMPLING. Sampling is the acquisition of a continuous signal at discrete time intervals and is a fundamental concept in real-time signal processing. SAMPLING Sampling i the acquiition of a continuou ignal at dicrete time interval and i a fundamental concept in real-time ignal proceing. he actual ampling operation can alo be defined by the figure belo

More information

HOMEWORK ASSIGNMENT #2

HOMEWORK ASSIGNMENT #2 Texa A&M Univerity Electrical Engineering Department ELEN Integrated Active Filter Deign Methodologie Alberto Valde-Garcia TAMU ID# 000 17 September 0, 001 HOMEWORK ASSIGNMENT # PROBLEM 1 Obtain at leat

More information

CHE302 LECTURE V LAPLACE TRANSFORM AND TRANSFER FUNCTION. Professor Dae Ryook Yang

CHE302 LECTURE V LAPLACE TRANSFORM AND TRANSFER FUNCTION. Professor Dae Ryook Yang CHE3 ECTURE V APACE TRANSFORM AND TRANSFER FUNCTION Profeor Dae Ryook Yang Fall Dept. of Chemical and Biological Engineering Korea Univerity CHE3 Proce Dynamic and Control Korea Univerity 5- SOUTION OF

More information

MM1: Basic Concept (I): System and its Variables

MM1: Basic Concept (I): System and its Variables MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in

More information

SERIES COMPENSATION: VOLTAGE COMPENSATION USING DVR (Lectures 41-48)

SERIES COMPENSATION: VOLTAGE COMPENSATION USING DVR (Lectures 41-48) Chapter 5 SERIES COMPENSATION: VOLTAGE COMPENSATION USING DVR (Lecture 41-48) 5.1 Introduction Power ytem hould enure good quality of electric power upply, which mean voltage and current waveform hould

More information

Lectures on APPLICATIONS

Lectures on APPLICATIONS APP0 University of alifornia Berkeley ollege of Engineering Department of Electrical Engineering and omputer Science obert W. Brodersen EES40 Analog ircuit Design t ISE Lectures on APPLIATINS t FALL.0V

More information

ISSN: [Basnet* et al., 6(3): March, 2017] Impact Factor: 4.116

ISSN: [Basnet* et al., 6(3): March, 2017] Impact Factor: 4.116 IJESR INERNAIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH ECHNOLOGY DIREC ORQUE CONROLLED INDUCION MOOR DRIVE FOR ORQUE RIPPLE REDUCION Bigyan Banet Department of Electrical Engineering, ribhuvan Univerity,

More information

Control Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:

Control Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax: Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

Spring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material

Spring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material Spring 4 EE 445S Real-Time Digital Signal Proceing Laboratory Prof. Evan Homework # Solution on Review of Signal and Sytem Material Problem.. Continuou-Time Sinuoidal Generation. In practice, we cannot

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

EE C128 / ME C134 Problem Set 1 Solution (Fall 2010) Wenjie Chen and Jansen Sheng, UC Berkeley

EE C128 / ME C134 Problem Set 1 Solution (Fall 2010) Wenjie Chen and Jansen Sheng, UC Berkeley EE C28 / ME C34 Problem Set Solution (Fall 200) Wenjie Chen and Janen Sheng, UC Berkeley. (0 pt) BIBO tability The ytem h(t) = co(t)u(t) i not BIBO table. What i the region of convergence for H()? A bounded

More information

III.9. THE HYSTERESIS CYCLE OF FERROELECTRIC SUBSTANCES

III.9. THE HYSTERESIS CYCLE OF FERROELECTRIC SUBSTANCES III.9. THE HYSTERESIS CYCLE OF FERROELECTRIC SBSTANCES. Work purpoe The analyi of the behaviour of a ferroelectric ubtance placed in an eternal electric field; the dependence of the electrical polariation

More information

Noise Figure Minimization of RC Polyphase Filters

Noise Figure Minimization of RC Polyphase Filters Noie Figure Mimization of olyphae Filter Jáno advánzky Abtract - ideband uppreion of polyphae filter i dependent of the ource and load impedance. Thi property i valid for any number of tage and any detung

More information

Lecture 2: The z-transform

Lecture 2: The z-transform 5-59- Control Sytem II FS 28 Lecture 2: The -Tranform From the Laplace Tranform to the tranform The Laplace tranform i an integral tranform which take a function of a real variable t to a function of a

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

AC Analysis of Idealized Switched-Capacitor Circuits in Spice-Compatible Programs

AC Analysis of Idealized Switched-Capacitor Circuits in Spice-Compatible Programs A Analyi of Idealized Switched-apacitor ircuit in Spice-ompatible Program DALIBOR BIOLEK, VIERA BIOLKOVA, ZDENEK KOLKA Dept. of Microelectronic and Radioelectronic, Brno Unierity of echnology Dept. of

More information

Behavioral Modeling of Transmission Line Channels via Linear Transformations

Behavioral Modeling of Transmission Line Channels via Linear Transformations Behavioral Modeling of Tranmiion Line Channel via Linear Tranformation Albert Vareljian albertv@ieeeorg Member, IEEE, Canada Abtract An approach baed on the linear tranformation of network port variable

More information

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject

EE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Flat Paband/Stopband Filter T j T j Lowpa Bandpa T j T j Highpa Bandreject Review from Lat

More information

Part A: Signal Processing. Professor E. Ambikairajah UNSW, Australia

Part A: Signal Processing. Professor E. Ambikairajah UNSW, Australia Part A: Signal Proceing Chapter 5: Digital Filter Deign 5. Chooing between FIR and IIR filter 5. Deign Technique 5.3 IIR filter Deign 5.3. Impule Invariant Method 5.3. Bilinear Tranformation 5.3.3 Digital

More information

Switched Capacitor Filters (SCF)

Switched Capacitor Filters (SCF) Switched apacitor Filters SF) Passive Filters omponents are R, L, Big, Heavy, discrete Inductors are limited in quality Designed in sdomain Active R filters omponents are Opamps, OTAs, R s and s an be

More information

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock

More information

Modeling in the Frequency Domain

Modeling in the Frequency Domain T W O Modeling in the Frequency Domain SOLUTIONS TO CASE STUDIES CHALLENGES Antenna Control: Tranfer Function Finding each tranfer function: Pot: V i θ i 0 π ; Pre-Amp: V p V i K; Power Amp: E a V p 50

More information

Main Topics: The Past, H(s): Poles, zeros, s-plane, and stability; Decomposition of the complete response.

Main Topics: The Past, H(s): Poles, zeros, s-plane, and stability; Decomposition of the complete response. EE202 HOMEWORK PROBLEMS SPRING 18 TO THE STUDENT: ALWAYS CHECK THE ERRATA on the web. Quote for your Parent' Partie: 1. Only with nodal analyi i the ret of the emeter a poibility. Ray DeCarlo 2. (The need

More information

Lecture 5 Introduction to control

Lecture 5 Introduction to control Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in

More information

Laplace Transformation

Laplace Transformation Univerity of Technology Electromechanical Department Energy Branch Advance Mathematic Laplace Tranformation nd Cla Lecture 6 Page of 7 Laplace Tranformation Definition Suppoe that f(t) i a piecewie continuou

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : LS_N_A_Network Theory_098 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 0-4546 CLASS TEST 08-9 NSTRUMENTATON ENGNEERNG Subject

More information

What lies between Δx E, which represents the steam valve, and ΔP M, which is the mechanical power into the synchronous machine?

What lies between Δx E, which represents the steam valve, and ΔP M, which is the mechanical power into the synchronous machine? A 2.0 Introduction In the lat et of note, we developed a model of the peed governing mechanim, which i given below: xˆ K ( Pˆ ˆ) E () In thee note, we want to extend thi model o that it relate the actual

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : Ch1_EE_C_Power Electronic_6818 Delhi Noida Bhopal Hyderabad Jaipur ucknow Indore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 11-451461 CASS ES 18-19 EECRICA ENGINEERING Subject

More information